Skip to main content
SpringerLink
Log in

Developing test systems for multi-modules hardware designs

  • Published:
Programming and Computer Software Aims and scope Submit manuscript

Abstract

An approach aimed at creating test systems for complex hardware designs is proposed. The designs can be subdivided into modules and verified separately. The proposed architecture of separated verification systems and the way to combine them into a complex test system are based on simulation-based verification of hardware designs. Components of the test systems are connected in a TLM-like way (i.e., with the use of a high-level commutation model based on messages), which simplifies merging of several test systems into a test system for the entire complex component.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. IEEE 1364-2005, Verilog Standard.

  2. Bergeron, J., Writing Testbenches: Functional Verification of HDL Models, Kluwer, 2003.

  3. Tool Called Formality by Synopsys, http://www.synop-sys.com/Tools/Verification/FormalEquivalence/Pages/Formality.aspx).

  4. Chupilko, M. and Kamkin, A., A TLM-based Approach to Functional Verification of Hardware Components at Different Abstraction Levels, 12th Latin-American Test Workshop, 2011.

  5. Clarke, E., Grumberg, O., and Peled, D., Model Checking, MIT Press, 1999.

  6. Kneuper, R., Limits of Formal Methods, Formal Aspects Computing, 1997, vol. 3, pp. 1–000.

    Google Scholar 

  7. Iman, S., Step-by-Step Functional Verification with SystemVerilog and OVM, Hansen Brown, 2008.

  8. Ivannikov, V.P., Kamkin, A.S., Kuliamin, V.V., and Petrenko, A.K., Application of the UniTESK Technology to Functional Verification of Hardware Models, Preprint of Inst. of System Programming, Russ. Acad. Sci., Moscow, 2005, no. 8 (in Russian). http://citfo-rum.ru/SE/testing/unitesk_hard/, 2006.

  9. Open Verification Methodology, http://www.ovmworld.org.

  10. Kamkin, A.S. and Chupilko, M.M., Survey of Modern Technologies of Simulation-Based Verification of Hardware, Programming Comput. Software, 2011, vol. 37,no. 3, pp. 147–152.

    Article  Google Scholar 

  11. A. Barantsev et al., UniTesK Approach to Test Development: Achievements and Prospects, Proc. of Inst. of System Programming, Russ. Acad. Sci., 2004, vol. 5., pp. 121–156. http://citforum.ru/SE/testing/unitesk/, 2004.

    Google Scholar 

  12. Bourdonov, I.B., Kossatchev, A.S., and Kuliamin, V.V., Irredundant Algorithms for Traversing Directed Graphs: The Nondeterministic Case, Programming Comput. Software, 2004, vol. 30, no. 1, pp. 2–17.

    Article  MATH  Google Scholar 

  13. Demakov, A., Kamkin, A., and Sortov, A., High-Performance Testing: Parallelizing Functional Tests for Computer Systems Using Distributed Graph Exploration, Proc. of Conf. Cloud Computation. Education. Research. Developments, 2011.

Download references

Author information

Authors and Affiliations

  1. Institute for System Programming, Russian Academy of Sciences, ul. Solzhenitsyna 25, Moscow, 109004, Russia

    M. M. Chupilko

Authors
  1. M. M. Chupilko
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to M. M. Chupilko.

Additional information

Original Russian Text © M.M. Chupilko, 2012, published in Programmirovanie, 2012, Vol. 38, No. 1.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Chupilko, M.M. Developing test systems for multi-modules hardware designs. Program Comput Soft 38, 34–42 (2012). https://doi.org/10.1134/S036176881201001X

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S036176881201001X

Keywords

Search

Navigation