Abstract
This paper presents an algorithm for optimization of programs at the compilation stage that analyzes execution of various program segments at available processor frequencies and selects an energy-effective schedule of frequencies with regard to the constraints of the arising additional time of operation. This algorithm is complemented by an operating-system manager that controls setting of a desired processor mode and resolves conflicts in multi-program environment.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Venkatachalam, V. and Franz, M., Power Reduction Techniques for Microprocessor Systems, ACM Comput. Surveys, 2005, vol. 37, no. 3 (September), pp. 195–237.
Kvetov, B. and Mannor, S., Adaptive Timeout Policies for Fast Finegrained Power Management, Proc. of the 19th Conf. on Innovative Applications of Artificial Intelligence, 2007, pp. 1795–1800.
Heo, S., Barr, K., Hampton, M., and Asanovic, K., Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bitlines, Proc. of the 29th Annual Int. Symp. on Comput. Architecture, 2002, pp. 137–147.
Ye, W., Heidemann, J., and Estrin, D., An Energy-Efficient MAC Protocol for Wireless Sensor Networks, Proc. of the 21st Annual Joint Conf. of the IEEE Comput. and Communications Societies, November, 2002, pp. 1567–1576.
Kremer, U., Low Power/Energy Compiler Optimizations, Low Power Electronics Design, CRC, 2005, pp. 35.1–35.7.
Su, C., Tsui, C., and Despain, A., Saving Power in the Control Path of Embedded Processors, IEEE Design Test, 1994, vol. 11, no. 4 (October), pp. 24–30.
Karetin, I. and Makarov, V., Energy-Saving Code Optimization by Deactivated Processor Components, Trudy ISP RAN, 2010, vol. 19, pp. 187–194.
Tiwari, V., Malik, S., Wolfe, A., and Lee, M., Instruction Level Power Analysis and Optimization of Software, J. VLSI Signal Processing, 1996, vol. 3, pp. 1–18.
Weiser, M., Welch, B., Demers, A., and Shenker, S., Scheduling for Reduced CPU Energy, in Operating Syst. Design and Implementation, 1994, pp. 13–23.
Pering, T., Burd, T., and Brodersen, R., The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms, Proc. of the 1998 Int. Symp. on Low Power Electronics and Design, 1998, pp. 76–81.
Varma, A., Ganesh, B., Sen, M., Choudhury, S., Srinivasan, L., and Bruce, J., A Control-Theoretic Approach to Dynamic Voltage Scheduling, Proc. of the 2003 Int. Conf. on Compilers, Architecture and Synthesis for Embedded Systems, 2003, pp. 255–266.
Ivannikov, V., Grushin, D., Kuzyurin, N., Pospelov, A., and Shokurov, A., Software for Improving the Energy Efficiency of a Computer Cluster, Programming Comput. Software, 2010, vol. 36, no. 6, pp. 28–40.
Singleton, L., Poellabauer, C., and Schwan, K., Monitoring of Cache Miss Rates for Accurate Dynamic Voltage and Frequency Scaling, Proc. of the 12th Annual Multimedia Computing and Networking Conf., 2005.
Venkatachalam, V., Franz, M., and Probst, C., A New Way of Estimating Compute Boundedness and its Application to Dynamic Voltage Scaling, Int. J. Embedded Syst., 2007, pp. 17–30.
Hsu, C.-H., Compiler-Directed Dynamic Voltage and Frequency Scaling for CPU Power and Energy Reduction, PhD thesis, 2003.
Author information
Authors and Affiliations
Corresponding author
Additional information
Original Russian Text © D.M. Zhurikhin, 2011, published in Programmirovanie, 2011, Vol. 37, No. 6.
Rights and permissions
About this article
Cite this article
Zhurikhin, D.M. Energy-saving compilation for mobile systems. Program Comput Soft 37, 306–314 (2011). https://doi.org/10.1134/S0361768811060107
Received:
Published:
Issue Date:
DOI: https://doi.org/10.1134/S0361768811060107