Abstract
The survey describes specific features of digital signal processors (DSPs) and the related optimization techniques that can be implemented in C compilers. Optimization algorithms and the mutual influence of different optimizations are considered.
Similar content being viewed by others
References
Leupers, R., Code Optimization Techniques for Embedded Processors: Methods, Algorithms, and Tools Boston: Kluwer, 2000.
Lee, E., Programmable DSP Architectures: Part I, IEEE ASSP Magazine, 1988, October, pp. 4–19.
Rau, B.R., Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops, Proc. of the 27th Annual Int. Symp. on Microarchitecture, 1994, pp. 63–74.
Allan, V., Jones, R., Lee, R., and Allan, S., Software Pipelining, ACM Comput. Surveys, 1995, vol. 27, no. 3.
Saghir, M., Chow, P., and Lee, C., Exploiting Dual Data-Memory Banks in Digital Signal Processors, Proc. of the ACM SIGRAPH Conf. on Architectural Support for Programming Languages and Operating Systems, 1996.
Sudarsanam, A., Code Optimization Libraries for Retargetable Compilation for Embedded Digital Signal Processors, PhD Thesis, Princeton University, 1998.
The Stanford SUIF Compiler Group, http://suif.stanford.edu/suif.
Davidson, S., Landskov, D., Shriver, B.D., and Mallett, P.W., Some Experiments in Local Microcode Compaction for Horizontal Machines, IEEE Trans. Comput., 1981, vol. 30, no. 7, pp. 460–477.
Leupers, R., Retargetable Code Generation for Digital Signal Processors, Boston: Kluwer, 1997.
Leupers, R. and Marwedel, P., Algorithms for Address Assignment in DSP Code Generation, Proc. Int. Conf. on Computer-Aided Design, 1996.
Liao, S., Devadas, S., Keutzer, K., Tjiang, S., and Wang, A., Storage Assignment to Decrease Code Size, Proc. ACM SIGPLAN Conf. on Programming Language Design and Implementation, 1995, pp. 186–195.
Araujo, G. and Malik, S., “Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures,” Proc. 8th International Symposium on System Synthesis, 1995, pp. 36–41.
Leupers, R., Register Allocation for Common Subex-pressions in DSP Data Paths, in Proc. ASP-DAC 2000, Asia and South Pacific Design Automation Conference, Yokohama, 2000, pp. 235–240.
Leupers, R. and Marwedel, P., Retargetable Compiler Technology for Embedded Systems, Boston: Kluwer, 2001.
Leupers, R. and Bashford, S., Graph based Code Selection Techniques for Embedded Processors, ACM Trans. Design Autom. Electr. Syst., 2000, vol. 5, no. 4, pp. 794–814.
Bashford, S. and Leupers, R., Phase-Coupled Mapping of Data Flow Graphs to Irregular Data Paths, in Design Automation for Embedded Systems, 1999, vol. 4, nos. 2–3.
Wallace, M. Novello, S., and Schimpf, J., ECLIPSe: A Platform for Constraint Logic Programming, London, Imperial College, http://www.icparc.ic.ac.uk.
Zivonovich, V., Velarde, J.M., Schlager, C., and Meyr, H., DSPStone—A DSP-oriented Benchmarking Methodology,” Proceedings of Signal Processing Applications & Technology, Dallas, 1994.
Author information
Authors and Affiliations
Additional information
Original Russian Text © V.V. Rubanov, A.I. Grinevich, D.A. Markovtsev, 2006, published in Programmirovanie, 2006, Vol. 32, No. 1.
Rights and permissions
About this article
Cite this article
Rubanov, V.V., Grinevich, A.I. & Markovtsev, D.A. Specific optimization features in a C compiler for DSPs. Program Comput Soft 32, 19–30 (2006). https://doi.org/10.1134/S0361768806010038
Received:
Issue Date:
DOI: https://doi.org/10.1134/S0361768806010038