Advertisement

Russian Microelectronics

, Volume 47, Issue 7, pp 522–525 | Cite as

Use of the Modification of the Petri Nets Algorithm for the Logic Simulation of Gate-Level Logic Circuits

  • D. A. BulakhEmail author
  • G. G. KazennovEmail author
  • A. V. LapinEmail author
Article
  • 3 Downloads

Abstract—

An event-driven simulation algorithm is the main algorithm for the simulation of digital circuits used in digital simulators. However, the implicit choice of the firing sequence of simultaneously switching signals can lead to differences in the simulation results. A new algorithm for the event-driven logic simulation of digital integrated circuits based on the use of the modified mathematical apparatus of Petri nets is proposed. The Petri nets apparatus makes it possible to simulate parallel constructs using sequential instructions. Therefore, there is no need to separate events with a δ-delay. The described approach makes it possible to eliminate the ambiguity of switching signals that occur at the same time due to not using the δ-delay. The results of the algorithm’s work are presented using the gate-level simulation of a number of combinational and sequential circuits as an example. The obtained timing diagrams, as well as the simulation time, show that the proposed algorithm is not inferior to the existing simulation tools in terms of reliability and performance.

Keywords:

digital simulator logic simulation event-driven simulation algorithm Petri nets 

Notes

REFERENCES

  1. 1.
    Gunes, M., Thornton, M.A., Kocan, F., and Szygenda, S.A., A survey and comparison of digital logic simulators, in Proceedings of the 48th Midwest Symposium on Circuits and Systems, 2005, vol. 1, pp. 744–749.Google Scholar
  2. 2.
    Suvorova, E.A. and Sheinin, Yu.E., Proektirovanie tsifrovykh sistem na VHDL (Digital Systems Design Using VHDL), St. Petersburg: BKhV-Peterburg, 2003.Google Scholar
  3. 3.
    Diaz, M., Petri Nets: Fundamental Models, Verification and Applications, Hoboken, NJ: Wiley, 2009.CrossRefzbMATHGoogle Scholar
  4. 4.
    Yakovlev, A., Gomes, L., and Lavagno, L., Hardware Design and Petri Nets, Dordrecht: Kluwer Academic, 2000.CrossRefzbMATHGoogle Scholar
  5. 5.
    Beerel, P.A., Ozdag, R.O., and Ferretti, M., A Designer’s Guide to Asynchronous VLSI, Cambridge: Cambridge Univ. Press, 2010.CrossRefGoogle Scholar
  6. 6.
    Idzikowska, E., Petri net models of VHDL control statements, in Proceedings of the International Workshop on Discrete-Event System Design, 2001.Google Scholar
  7. 7.
    Veselov, A.A., Distributed model of the digital and computer devices based on Petri nets, Naukovedenie, 2015, vol. 7, no. 3. http://naukovedenie.ru/PDF/ 124TVN315.pdf. Accessed April 7, 2017.Google Scholar

Copyright information

© Pleiades Publishing, Ltd. 2018

Authors and Affiliations

  1. 1.National Research University of Electronic TechnologyMoscowRussia

Personalised recommendations