Limitations and prospects of using the two-phase CMOS logics in upset-immune sub-100-nm VLSIs
- 30 Downloads
The upset immunity of CMOS inverters with a two-phase structure to the effect of single nuclear particles for inverters with 65-nm and 45-nm design rules substantially depends on the capacitive coupling of their differential inputs (outputs). To evaluate the upset immunity, threshold characteristics are suggested, which associate the threshold values of critical charges with the corresponding threshold values of the capacity of the differential coupling. With the capacities of the differential coupling lower than the threshold values, the critical charges of two-phase CMOS inverters exceed the critical charges of the conventional CMOS logics by a factor of more than 10. Critical charges have lower values under the effect of current pulses with small constant rise and fall times.
KeywordsCurrent Pulse RUSSIAN Microelectronics Upset Immunity Phase Inverter Critical Charge
Unable to display preview. Download preview PDF.
- 2.Gaspard, N., Jagannathan, S., Diggins, Z., et al., Estimation of hardened flip-flop neutron soft error rates using SRAM multiple-cell upset data in bulk CMOS, Proc. IEEE Int. Reliab. Phys. Symp., 2013, pp. SE.6.1–SE.6.5.Google Scholar
- 4.Ol’chev, S.I. and Stenin, V.Ya., CMOS logic elements with increased failure resistance to single-event upsets, Russ. Microelectron., 2011, vol. 40, no. 3.Google Scholar
- 5.Knowles, K.R., US Patent 6614257, 2003.Google Scholar
- 6.Stenin, V.Ya. and Cherkasov, I.G., Memory-cell layout as a factor in the single-event-upset susceptibility of submicron DICE CMOS SRAM, Russ. Microelectron., 2011, vol. 40, no. 3.Google Scholar
- 8.Naseer, R., Boulghassoul, Y., Draper, J., et al., Critical charge characterization for soft error rate modeling 90 nm SRAM, Proc. IEEE Int. Symp. on Circuits and Systems, 2007, pp. 1879–1882.Google Scholar