Estimating energy consumption in logical CMOS circuits based on their switching activity
The relationship between energy consumption and switching activity of logic circuits built of CMOS-based gates from the library of custom VLSIC designing. The switching activity of the logic circuit, i.e., total number of switched transistors integrated into the circuit is counted for a certain sequence of input signals sets. It is suggested to estimate energy consumption in the synthesized logic CMOS circuit based on the parameter of its switching activity, thus, avoiding time-consuming circuit simulation. The results of experiments on various ways of estimating energy consumption in combinational circuits at the stage of logical designing are described and compared with the results of circuit simulation.
KeywordsLogical Gate RUSSIAN Microelectronics Logical Circuit Switching Activity Circuit Simulation
Unable to display preview. Download preview PDF.
- 1.Rabai, J.M., Chandrakasan, A., and Nikolich, B., Tsifrovye integral’nye skhemy (Digital Integrated Circuits), Moscow: OOO “I.D. Vil’yams”, 2007.Google Scholar
- 2.Gres’, T., Solov’ev, V.V., and Bulatova, I.R., Simulation of Consumption in Elements of Digital Devices, Avtometriya, 2009, vol. 45, no. 5, pp. 105–114.Google Scholar
- 3.Bibilo, P.N., Sintez Kombinatsionnykh PLM-Struktur dlya SBIS (Synthesis of Combinational PLA Structures for VLSIs), Minsk: Nauka i Tekhnika, 1992.Google Scholar
- 4.Kirienko, N.A., Algorithm of Logical Modeling of the Combinational Circuit from Library Elements, in Tanaevskie chteniya: doklady Chetvertoi Mezhdunarodnoi nauchnoi konferentsii (Tananaev Readings: Reports of the Fourth Int. Sci. Conf.), Minsk: OIPI NAN Belarusi, 2010, pp. 68–71.Google Scholar
- 5.Toropov, N.R., Transformation of Multilevel Combination Network into Tow-Level, Logich. Proektir., 2000, no. 5, pp. 4–14.Google Scholar
- 7.Suvorova, E.A. and Sheinin, Yu.E., Proektirovanie tsifrovykh sistem na VHDL (Design of Digital Systems Using VHDL), St. Petersburg: BKhV-Peterburg, 2003.Google Scholar
- 8.Berkeley PLA test set [Electronic resource]. Access Mode: http://www1.cs.columbia.edu/~cs4861/sis/espresso-examples/. Access date: 03.05.2006
- 9.Bibilo, P.N., Sistemy proektirovaniya integral’nykh skhem na osnove yazyka VHDL. StateSAD, ModelSim, LeonardoSpectrum (Systems for Design of Integrated Circuits Based on the VHDL Language. StateCAD, ModelSim, LeonardoSpectrum), Moscow: SOLON-Press, 2005.Google Scholar
- 10.Zakrevskii, A.D., Minimization of the Exhaustion of Oriented Pairs, in Tanaevskie chteniya: doklady Chetvertoi Mezhdunarodnoi nauchnoi konferentsii (Tananaev Readings: Reports of the Fourth Int. Sci. Conf.), Minsk: OIPI NAN Belarusi, 2010, pp. 58–62.Google Scholar