Abstract
Automatic code synthesis from dataflow program graphs is a promising high-level design methodology for rapid prototyping of multimedia embedded systems. Memory efficient code synthesis from dataflow models has been an active research subject to reduce the gap in terms of memory requirements between the synthesized code and the hand-optimized code. However, existent dataflow models have inherent difficulty of efficiently handling data structures. In this paper, we propose a new dataflow extension called fractional rate dataflow (FRDF) in which fractional number of samples can be produced and consumed. In the proposed FRDF model, a constituent data type is considered as a fraction of the composite data type. Existent integer rate dataflow models can be easily extended to incorporate the fractional rates without loosing analytical properties. In this paper, the SDF model is extended to include FRDF, which can reduce the buffer memory requirements significantly, up to 70%, for some multimedia applications. Extended SDF model with fractional rate has been implemented in our system design environment called PeaCE(Ptolemy extension as Codesign Environment).
Similar content being viewed by others
References
“COSSAP: A Stream Driven Simulator,” in Proc. IEEE Int. Workshop Microelectronics Commun., Interlaken, Switzerland, March 1991.
R. Lauwereins, M. Engels, J.A. Peperstraete, E. Steegmans, and J. Van Ginderdeuren, “GRAPE: A CASE Tool for Digital Signal Parallel Processing,” IEEE ASSP Magazine, vol. 7, no. 2, 1990, pp. 32-43.
J.T. Buck, S. Ha, E.A. Lee, and D.G. Messerschimitt, “Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems,” Int. Journal of Computer Simulation, special issue on “Simulation Software Development,” vol. 4, 1994, pp. 155-182.
J.A. Sharp, Data Flow Computing. West Sussex, UK: Ellis Horwood, 1985.
E.A. Lee and D.G. Messerschmitt, “Static Scheduling of Synchronous Dataflow Programs for Digital Signal Processing,” IEEE Trans. Comput., vol. C-36, no. 1, 1987, pp. 24-35.
G. Bilsen, M. Engles, R. Lauwereins, and J.A. Peperstraete, “Cyclo-Static Dataflow,” IEEE Trans. Signal Processing, vol. 44, no. 2, 1996, pp. 397-408.
S.S. Bhattacharyya, P.K. Murthy, and E.A. Lee, “APGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations,” DAES, vol. 2, no. 1, 1997, pp. 33-60.
W. Sung and S. Ha, “Memory Efficient Software Synthesis Using Mixed Coding Style from Dataflow Graph,” IEEE Transactions on VLSI Systems, vol. 8, 2000, pp. 522-526.
E. De Greef, F. Cattohoor, and H. DE Man, “Array Placement for Storage Size Reduction in Embedded Multimedia Systems,” in Proc. Int. Conf. Applications Specific Systems, Architectures, Processors, Zurich, Switzerland, July 1997, pp. 66-75.
S. Ritz, M. Willems, and H. Meyr, “Scheduling for Optimum Data Memory Compaction in Block Diagram Oriented Software Synthesis,” in Proc. ICASSP, Detroit, MI, May 1995, pp. 2651-2654.
P.K. Murthy and S.S. Bhattacharyya, “Shared Buffer Implementations of Signal Processing Systems Using Lifetime Analysis Techniques,” IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 2, 2001, pp. 177-198.
Telenor Research, “TMN (H.263) Encoder/Decoder, Version 2.0,” Download via anonymous ftp to bonde.nta.no, June 1997.
J.T. Buck, “Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model,” Ph.D. Dissertation, Dept. Elect. Eng. Comput. Sci., Univ. of California, Berkeley, Sept. 1993.
http://peace.snu.ac.kr/research/peace, PeaCE: Codesign Environment.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Oh, H., Ha, S. Fractional Rate Dataflow Model for Efficient Code Synthesis. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 37, 41–51 (2004). https://doi.org/10.1023/B:VLSI.0000017002.91721.0e
Published:
Issue Date:
DOI: https://doi.org/10.1023/B:VLSI.0000017002.91721.0e