Abstract
Embedded electronics today are becoming increasingly complex, which makes their design and analysis more and more difficult. In this paper, we focus on the formal verification of embedded system designs at multiple levels of abstraction, enabled by the Metropolis design environment. Based on the Metropolis framework and the model checker SPIN, a translation mechanism from a Metropolis design to a Promela description is presented and an automatic translator is developed accordingly. We discuss the challenges and solutions in semantically translating from an object-based system design language to a procedural verification language. To demonstrate the correctness and effectiveness of our approach for formal verification, we verify properties for both system level representations and refined representations, where the representations may contain system functions or abstract architectures.
Similar content being viewed by others
References
SPIN manual, http://netlib.bell-labs.com/netlib/spin/whatispin.html, 2003.
SystemC homepage, http://www.systemc.org, 2003.
Appel, A. W. Modern Compiler Implementation in Java. Cambridge University Press, 1998.
Balarin, F., L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, M. Sgroi, and Y. Watanabe. Modeling and Designing Heterogeneous Systems. Technical Report 2001/01, Cadence Berkeley Laboratories, November 2001.
Balarin, F., Y. Watanabe, J. Burch, L. Lavagno, R. Passerone, and A. Sangiovanni-Vincentelli. Constraints Specification at Higher Levels of Abstraction. International Workshop on High Level Design Validation and Test — HLDVT01, September 2001.
Brunel, J., E. A. de Kock, W. M. Kruijtzer, H. J. H. N. Kenter, and W. J. M. Smits. Communication refinement in video systems on chip. Proceedings of the Seventh International Workshop on Hardwarel Software Codesign, pp. 142-146, 1999.
Gangwal, O., A. Nieuwland, and P. Lippens. A Scalable and Flexible Data Synchronization Scheme for Embedded hw-sw Shared-Memory Systems. International Symposium on System Synthesis, October 2001.
Godefroid, P. and G. J. Holzmann. On the verification of temporal properties. Proceedings of IFIP/WG6.1 Symposium on Protocols Specification, Testing, and Verification, June 1993.
Holzmann, G. J. The Model Checker SPIN. IEEE Transactions on Software Engineering, vol. 23,no. 5, pp. 279-258, May 1997.
Holzmann, G. J. An Analysis of Bitstate Hashing. Formal Methods in Systems Design, vol. 13,no. 3, pp. 289-307, November 1998.
Kahn, G. The Semantics of a Simple Language for Parallel Programming. Proceedings of IFIP Congress 74, pp. 471-475, 1974.
Keutzer, K., S. Malik, A. R. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli. System Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Transactions on Computer-Aided Design, vol. 19,no. 12, pp. 1523-1543, December 2000.
Kock, E. d., G. Essink, W. Smits, P. v. d. Wolf, J. Brunel, W. Kruijtzer, P. Lieverse, and K. Vissers. YAPI: Application Modeling for Signal Processing Systems. Proceedings of the 37th Design Automation Conference, 2000.
Manna, Z. and A. Pnueli. The Temporal Logic of Reactive and Concurrent Systems: Specification. Springer-Verlag, 1992.
McMillan, K. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Chen, X., Hsieh, H., Balarin, F. et al. Formal Verification for Embedded System Designs. Design Automation for Embedded Systems 8, 139–153 (2003). https://doi.org/10.1023/B:DAEM.0000003959.60964.4d
Issue Date:
DOI: https://doi.org/10.1023/B:DAEM.0000003959.60964.4d