Abstract
A strategy is presented to evaluate the statistical means and standard deviations of the transient characteristics of CMOS analog cells. Based upon the Monte Carlo analysis of electrical simulations, this strategy follows a circuit-theory based approach achieving an important reduction on matrix ranges and consequently on the number of operations involved in the resolution of the circuit. The CPU time-consuming reduction is achieved also by saving information corresponding to the nominal transient analysis. We include comparative results for several CMOS cells showing the advantages of the proposed strategy.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.P.G. Welbers, “Matching properties ofMOStransistors.” IEEE J. of Solid-State Circuits, vol. SC-24, pp. 1433–1440, Oct. 1989.
C. Michael and M. Ismail, Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits. Kluwer Academic Publishers, 1993.
R. Spence and R.S. Soin, Tolerance Design of Electronic Circuits. Addison-Wesley, 1988.
F. Medeiro, R. Rodríguez-Macías, F.V. Fernández, R. Domínguez-Castro, and A. Rodríguez-Vázquez, “Global analogue cell design and optimization using statistical techniques.” Analog Integrated Circuits and Signal Processing, vol. 6, pp. 179–195, Nov. 1994.
Z. Wang and S.W. Director, “An efficient yield optimization method using a two step linear approximation of circuit performance, “ in IEEE Proc. of EDAC, 1994, pp. 567–571.
J. Oehm and K. Schumacher, “Quality assurance and upgrade of analog characteristics by fast mismatch analysis option in network analisys environment.” IEEE J. of Solid-State Circuits, vol. SC-28, pp. 865–871, July 1993.
S.W. Director, P. Feldmann, and K. Krishna, “Statistical integrated circuit design.” IEEE J. of Solid-State Circuits, vol. SC-28, pp. 193–202, March 1993.
M. Orshansky, J.C. Chen and C. Hu, “A statistical performance simulation mothodology for VLSI circuits, “ in IEEE Proc. of DAC, San Francisco, USA, 1998, pp. 402–407.
F. Yuan and A. Opal, “An efficient transient analysis algorithm for mildly nonlinear circuits.” IEEE T. on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, pp. 662–673, June 2002.
F.Yuan, “Statistical analysis of nonlinear current-mode circuits, “ in IEEE Proc. of Canadian Conf. ECE, Toronto, Canada, 2001, pp. 579–582.
R. Rodríguez-Macías, F.V. Fernndez, and A. Rodríguez-Vázquez, “A tool for fast mismatch analysis, “ in IEEE Proc. of ISCAS, Seatle, USA, 1995, pp. 2148–2151.
R. López-Ahumada and R. Rodríguez-Macías, “FASTEST: A tool for a complete and efficient statistical evaluation of analog circuits. DC analysis.” Analog Integrated Circuits and Signal Processing, vol. 29, pp. 201–212, Dec. 2001.
R. Rodríguez-Macías and A. Rodríguez-Vázquez, “A technique for fast AC statistical analysis of analog circuit, “ in IEEE Proc. of ICECS, Lisbon, Portugal, 1998, pp. 2.81–2.84.
J. Vlach and K. Singhal, Computer Methods for Circuits Analysis and Design. Kluwer Academic Publishers, 1993.
V. Litovski and M. Zwolinski, VLSI Circuit Simulation and Optimization. Chapman & Hall, 1997.
R.J. Baker, H.W. Li, and D.E. Boyce, CMOS Circuit Design, Layout and Simulation. IEEE Press, 1998.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
López-Ahumada, R., Rodríguez-Macías, R. A Strategy for Rapid Mismatch Evaluation of Transient Characteristics of CMOS Analog Cells. Analog Integrated Circuits and Signal Processing 37, 103–111 (2003). https://doi.org/10.1023/A:1025414625157
Issue Date:
DOI: https://doi.org/10.1023/A:1025414625157