Skip to main content
SpringerLink
Log in

PACT XPP—A Self-Reconfigurable Data Processing Architecture

  • Published:
The Journal of Supercomputing Aims and scope Submit manuscript

Abstract

The eXtreme Processing Platform (XPPTM) is a new runtime-reconfigurable data processing architecture. It is based on a hierarchical array of coarsegrain, adaptive computing elements, and a packet-oriented communication network. The strength of the XPPTM technology originates from the combination of array processing with unique, powerful run-time reconfiguration mechanisms. Parts of the array can be configured rapidly in parallel while neighboring computing elements are processing data. Reconfiguration is triggered externally or even by special event signals originating within the array, enabling self-reconfiguring designs. The XPPTM architecture is designed to support different types of parallelism: pipelining, instruction level, data flow, and task level parallelism. Therefore this technology is well suited for applications in multimedia, telecommunications, simulation, signal processing (DSP), graphics, and similar stream-based application domains. The anticipated peak performance of the first commercial device running at 150MHz is estimated to be 57.6 GigaOps/sec, with a peak I/O bandwidth of several GByte/sec. Simulated applications achieve up to 43.5 GigaOps/sec (32-bit fixed point).

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Article Open access 05 August 2022

Roman Rietsche, Christian Dremel, … Jan-Marco Leimeister

References

  1. V. Baumgarte, F. May, A. Nückel, M. Vorbach, and M. Weinhardt. PACT XPP-A self-reconfigurable data processing architecture. In Proc. International Conference on Engineering of Reconfigurable Systems and Algorithms ERSA '2001, Las Vegas, NV, 2001.

  2. T. J. Callahan, J. R. Hauser, and J. Wawrzynek. The garp architecture and C compiler. IEEE Computer 33(4):62–69, 2000.

    Google Scholar 

  3. J. M. P. Cardoso and M. Weinhardt. XPP-VC: A C compiler with temporal partitioning for the PACT-XPP architecture. In Proc. Field-Programmable Logic and Applications; 12th International Conference. Springer-Verlag, 2002.

  4. C. Ebeling, D. C. Cronquist, and P. Franklin. RaPiD-reconfigurable pipelined datapath. In Proc. Field-Programmable Logic and Applications; 6th International Workshop, Springer-Verlag, 1996.

  5. R. Hartenstein, R. Kress, and H. Reinig. A new FPGA architecture for word-oriented datapaths. In Proc. Field-Programmable Logic; 4th International Workshop, Springer-Verlag, 1994.

  6. J. R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. In Proc. FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1997.

  7. M.-H. Lee, H. Singh, G. Lu, N. Bagherzadeh, and F. J. Kurdahi. Design and implementation of the morphoSys reconfigurable computing processor. Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology, March 2000.

  8. T. Miyamori and K. Olukotun. A quantitative analysis of reconfigurable coprocessors for multimedia applications. In Proc. FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1998.

  9. PACT Informationstechnologie GmbH: 1998a, 'WO 98/26356'. Patent.

  10. PACT Informationstechnologie GmbH: 1998b, 'WO 98/29952'. Patent.

  11. PACT Informationstechnologie GmbH: 1998c, 'WO 98/35299'. Patent.

  12. PACT Informationstechnologie GmbH: 1999, 'WO 99/44120'. Patent.

  13. PACT Informationstechnologie GmbH: 2001a, 'NML Language Reference Manual'.

  14. PACT Informationstechnologie GmbH: 2001b, XDS User Manual: Using the Mapper, the Simulator, and the Visualizer.

  15. PACT Informationstechnologie GmbH: 2001c, XPP Technology White Paper. www.pactcorp.com.

  16. B. Salefski and L. Caglar. Re-configurable computing in wireless. In Proc. 38th Design Automation Conference, Las Vegas, NV, 2001.

  17. R. R. Vemuri and R. E. Harr (eds.) IEEE Computer Special Issue on Configurable Computing, IEEE Computer Society Press, April 2000.

  18. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, and P. Finch. Baring it all to software: Raw machines. IEEE Computer, 30(9):86–93, 1997.

    Google Scholar 

  19. M. Weinhardt and W. Luk. Pipeline vectorization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(2), 2001.

Download references

Author information

Authors and Affiliations

  1. PACT Informationstechnologie AG, Muthmannstr. 1, D-80939, München, Germany

    V. Baumgarte, G. Ehlers, F. May, A. Nückel, M. Vorbach & M. Weinhardt

Authors
  1. V. Baumgarte
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. G. Ehlers
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. F. May
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. A. Nückel
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. M. Vorbach
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. M. Weinhardt
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Baumgarte, V., Ehlers, G., May, F. et al. PACT XPP—A Self-Reconfigurable Data Processing Architecture. The Journal of Supercomputing 26, 167–184 (2003). https://doi.org/10.1023/A:1024499601571

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1024499601571

Search

Navigation