Skip to main content
SpringerLink
Log in

C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems

  • Published:
Design Automation for Embedded Systems Aims and scope Submit manuscript

Abstract

The key issue in the design of Systems-on-a-Chip (SoC) is to trade-off efficiency against flexibility, and time to market versus cost. Current deep submicron processing technologiesenable integration of multiple software programmable processors (e.g., CPUs,DSPs) and dedicated hardware components into a single cost-efficient IC. Ourtop-down design methodology with various abstraction levels helps designingthese ICs in a reasonable amount of time. This methodology starts with a high-levelexecutable specification, and converges towards a silicon implementation.A major task in the design process is to ensure that all components (hardwareand software) communicate with each other correctly. In this article, we tacklethis problem in the context of the signal processing domain in two ways: wepropose a modular, flexible, and scalable heterogeneous multi-processor architecturetemplate based on distributed shared memory, and we present an efficient andtransparent protocol for communication and (re)configuration. The protocolimplementations have been incorporated in libraries, which allows quick traversalof the various abstraction levels, so enabling incremental design. The designdecisions to be taken at each abstraction level are evaluated by means of(co-)simulation. Prototyping is used too, to verify the system's functionalcorrectness. The effectiveness of our approach is illustrated by a designcase of a multi-standard video and image codec.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. AMBA specification overview. ARM, http://www.arm.com/Pro+Peripherals/AMBA.

  2. A|RT Designer. Adelante Technologies, http://www.adelantetechnologies.com.

  3. The CoreConnect Bus Architecture. IBM, 1999, http://www-3.ibm.com/chips/techlib/techlib.nsf/techdocs/852569B20050FF77852569910050COFB/crcon.wp.pdf.

  4. PAMELA--A performance modeling language, http://ce-serv.et.tudelft.nl.

  5. Baghdadi, A., D. Lyonnard, N. Zergainoh, and A.A. Jerraya. An Efficient Architecture Model for Systematic Design of Application-Specific Multiprocessor SoC. In Proceedings of the Design, Automation and Test in Europe (DATE) Conference and Exhibition, pp. 55-62, 2001.

  6. Bhaskaran, V. and K. Konstandinitis. Image and Video Compression Standards; Algorithms and Architectures. Kluwer Academic Publishers, 1996.

  7. Bilsen, G., M. Engels, R. Lauwereins, and J. Peperstraete. Static Scheduling of Multi-Rate and Cyclo-Static DSP Applications. In Workshop on VLSI Signal Processing, pp. 137-146, 1994.

  8. Bolsens, I., H. De Man, B. Lin, K. Van Rompaey, S. Vercauteren, and D. Verkest. Hardware/Software Co-Design of Digital Telecommunication Systems. In Proceedings of the IEEE, pp. 391-418, 1997.

  9. Brunel, J.-Y. COSY Tutorial: IP-Based System Design. In Proceedings of the VLSI Conference, 1999.

  10. Brunel, J.-Y., E. A. deKock, W. M. Kruijtzer, H. J. H.N. Kenter, and W. J. M. Smits. Communication Refinement in Video Systems on Chip. In Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES), pp.142-146, 1999.

  11. Brunel, J.-Y., W. Kruijtzer, H. Kenter, F. Ptrot, L. Pasquier, E. de Kock, and W. Smits. COSY Communication IP's. In Proceedings 37th Design Automation Conference, pp. 406-410, 2000.

  12. Brunel, J.-Y., A. Sangiovanni-Vincentelli, R. Kress, and W. Kruytzer. COSY: A Methodology for System Design Based on Reusable Hardware & Software IP's. In Proceedings of the European Multimedia, Microprocessor Systems and Electronic Commerce Conference, pp. 709-716, 1998.

  13. Buck, J. Static Scheduling and Code Generation from Dynamic Dataflow Graphs with Integer Valued Control Signals. In Asilomar Conference Signals Systems and Computers, PacificGrove, California. pp. 508-513, 1994.

  14. Busa, N., G. Alkadi, M. Verberne, R. Peset Llopis, and S. Ramanathan. RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, PCI Bus Based Prototyping Framework for theValidation of SoC VLSI Designs. In Proceedings of the 13th IEEE Workshop on Rapid System Prototyping, pp. 159-165, 2002.

  15. Catthoor, F., F. Fraussen, S. Wuytack, L. Nachtergaele, and H. de Man. Global Communication and Memory Optimizing Transformations for Low-Power Signal Processing Systems. In Proceedings of the IEEE Workshop on Signal Processing, La Jolla, CA, 1994.

  16. Dasygenis, M., N. Kroupis, A. Argyriou, K. Tatas, D. Soudris, and N. Zervas. A Memory Management Approach for Efficient Implementation of Multimedia Kernels on Programmable Architectures. In Proceedings of the IEEE Computer Society Annual Workshop on VLSI, 2001.

  17. de Haan, G. and P.W. A.C. Biezen. Sub-Pixel Motion Estimation with 3-D Recursive Search Block-Matching, Signal Processing: Image Communications, vol.6, pp. 485-498, 1995.

    Google Scholar 

  18. deKock, E. A., G. Essink, W. J. M. Smits, P. van der Wolf, J.-Y. Brunel, W. M. Kruijtzer, P. Lieverse, and K. A. Vissers. YAPI: Application Modelling for Signal Processing Systems. In Proceedings of the Design Automation Conference, pp. 402-405, 2000.

  19. Ernst, R. Codesign of Embedded Systems: Status and Trends. In IEEE Design & Test of Computers, pp. 45-54, 1998.

  20. Ferrari, A. and A. Sangiovanni-Vincentelli. System Design: Traditional Concepts and New Paradigms. In Proceedings of the International Conference on Computer Design, pp. 2-12, 1999.

  21. Gangwal, O. P., A. K. Nieuwland, and P. E. R. Lippens. A Scalable and Flexible Data Synchronization Scheme for Embedded HW-SW Shared-Memory Systems. In Proceedings of the International Symposium on System Synthesis, pp.1-6, 2001.

  22. Goossens, K. G. W. and O. P. Gangwal. The Cost of Communication Protocols and Coordination Languages in Embedded Systems. In Proceedings of the 5th International Conference on Coordination Languages and Models, COORDINATION 2002, York (UK), pp. 174-190, 2002.

  23. Hennessy, J. L. and D.A. Patterson. Computer Architecture: A Quantitative Approach, Second Edition. San Mateo, CA: Morgan Kaufmann, 1995.

    Google Scholar 

  24. Goossens, K.G.W. A Protocol and Memory Manager for On-Chip Communication. In Proceedings of the International Symposium on Circuits and Systems, Vol.II, Sydney, pp. 225-228, 2001.

    Google Scholar 

  25. Kahn, G. The Semantics of a Simple Language for Parallel Programming. In Information Processing, J. L. Rosenfeld, Ed., North-Holland Publishing Co., 1974.

  26. Kang, J., A. van der Werf, and P. E. R. Lippens. Mapping Array Communication onto FIFO Communication--Towards an Implementation. In Proceedings of the International Symposium on System Synthesis, pp. 207-213, 2000.

  27. Keutzer, K., S. Malik, R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli. System-Level Design: Orthogonalization of Concerns and Platform-Based Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, pp. 1523-1543, 2000.

    Google Scholar 

  28. Kleihorst, R. P. and R. J. van der Vleuten. DCT-Domain Embedded Memory Compression for Hybrid Video Coders. In Journal of VLSI Signal Processing Systems, vol. 24. pp. 31-41, 2000.

    Google Scholar 

  29. Lee., E. A. and D.G. Messerschmidt. Static Scheduling of Synchronous Data Flow Graphs for Digital Signal Processors. In Proceedings of the IEEE, vol. 75, pp.1235-1245, 1987.

    Google Scholar 

  30. Lee, E. A. and T. M. Parks. Dataflow Process Networks, Proceedings of the IEEE, vol. 83, no.5. pp. 773-799, 1995.

    Google Scholar 

  31. Leijten, J. A. J., J. L. van Meerbergen, A. H. Timmer, and J. A. G. Jess. Prophid: A Platform-Based Design Method, Journal of Design Automation for Embedded Systems, vol. 6, no.1, pp. 5-37, 2000.

    Google Scholar 

  32. Lyonnard, D., S. Yoo, A. Baghdadi, and A. A. Jerraya. Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip. In Proceedings of the Design Automation Conference, pp. 518-523, 2001.

  33. Mellor-Crummey, J. M.and M.L. Scott. Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors, ACM Transactions on Computers Systems, vol. 9, pp. 21-65, 1991.

    Google Scholar 

  34. Nachtergaele, L., F. Catthoor, F. Balasa, F. Franssen, E. de Greef, H. Samsom, and H. de Man. Optimization of Memory Organization and Hierarchy for Decreased Size and Power in Video and Image Processing Systems. In Proceedings of the International Workshop on Memory Technology, San Jose, CA, 1995.

  35. Nachtergaele, L., D. Molenaar, B. Vanhoof, F. Catthoor, and H. de Man. System-Level Power Optimization of Video Coders on Embedded Cores: A Systematic Approach. In Journal of VLSI Signal Processing, vol. 18, pp. 89-109, 1998.

    Google Scholar 

  36. Nieuwland, A. K. and P. E. R. Lippens. A Heterogeneous HW-SW Architecture for Hand-Held Multi-Media Terminals. In IEEE Workshop on Signal Processing Systems, pp. 113-122, 1998.

  37. Peset-Llopis, R., M. Oosterhuis, S. Ramanathan, P. E. R. Lippens, A. van der Werf, S. Maul, and J. Lin. HW-SW Co-Design and Verification of a Multistandard Video and Image Codec. In Proceedings of the IEEE International Symposium on Quality Electronic Design, pp. 393-398, 2001.

  38. Sangiovanni-Vincentelli, A. and G. Martin. Platform-Based Design and Software Design Methodology for Embedded Systems, IEEE Design 33, 2001.

  39. Sasaki, H. Multimedia Complex on a Chip. In Proceedings of the International Solid State Circuits Conference, pp.16-19, 1996.

  40. M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. In Proceedings of Design Automation Conference, pp. 667-672, 2001.

  41. Soudris, D., N. Zervas, A. Argyriou, M. Dasygenis, K. Tatas, C. Goutis, and A. Thanailakis. Data-Reuse and Parallel Embedded Architecures for Low-Power, Real-Time Multimedia Applications. In Proceedings of the IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 243-254, 2000.

  42. Tanenbaum, A. S. Computer Networks, The Netherlands: Prentice Hall International Inc., 1981.

    Google Scholar 

  43. van Ommering, R., F. van der Linden, J. Kramer, and J. Magee. The Koala Component Model for Consumer Electronics Software, IEEE Computer, vol. 33. pp. 78-85, 2000.

    Google Scholar 

  44. van Rompaey, K., D. Verkest, I. Bolsens, and H. de Man. CoWare--A Design Environment for Heterogeneous Hardware/Software Systems. In Proceedings of the Design Automation for Embedded Systems Conference, pp. 357-386, 1996.

  45. Vercauteren, S., B. Lin, and H. D. Man. Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications. In Proceedings of the Design Automation Conference, 1996.

Download references

Author information

Authors and Affiliations

  1. Philips Research Laboratories, 5656 AA, Eindhoven, The Netherlands

    André Nieuwland (Prof. Holstlaan), Jeffrey Kang, Om Prakash Gangwal, Ramanathan Sethuraman, Natalino Busá, Kees Goossens, Rafael Peset Llopis & Paul Lippens

Authors
  1. André Nieuwland
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Jeffrey Kang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Om Prakash Gangwal
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Ramanathan Sethuraman
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Natalino Busá
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Kees Goossens
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Rafael Peset Llopis
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Paul Lippens
    View author publications

    You can also search for this author in PubMed Google Scholar

Additional information

He currently works with Magma Design Automation. E-mail:

Rights and permissions

Reprints and permissions

About this article

Cite this article

Nieuwland, A., Kang, J., Gangwal, O.P. et al. C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems. Design Automation for Embedded Systems 7, 233–270 (2002). https://doi.org/10.1023/A:1019782306621

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1019782306621

Search

Navigation