Abstract
MPEG-2 audio decoding algorithms are involved of several complex coding techniques and therefore difficult to be implemented by an efficient dedicated architecture design. In this paper, we present an effective architecture for the MPEG-2 audio decoder. The MPEG-2 audio algorithms can be roughly divided into two types of operations. The first type is regular but computation-intensive such as filtering, matrixing, degrouping, and transformation operations. The second type is not regular but computation-intensive such as parsing bitstream, setting operation mode and controlling of all system operations. A RISC core with variable instruction length is designed for the decision-making part, and the dedicated hardware such as special divider, and synthesis filterbank is designed for the computation-intensive part. Based on the standard cell design technique, the VLSI chip consists of 27000 gate counts with the chip size of 6.4 × 6.4 mm2. The chip can run at maximum 43.5 MHz clock rate, with the power dissipation of 150 mW at 3 V power supply.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
ISO/IEC JTC1/SC29/WG11, “Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to About 1.5 Mbit/s, ” CD 11172-3, July 1992.
ISO/IEC JTC1/SC29/WG11, “Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to About 1.5 Mbit/s, ” CD 13818-3, Nov. 1994.
United States Advanced Television Systems Committee, “Digital Audio Compression (AC-3) Standard, ” ATSC Document A/52, Nov. 1994.
Steve Vernon, “Design and Implementation of AC-3 Coder, ” IEEE Trans.Consumer Electronics, vol. 41, no. 3, Aug. 1995, pp. 754–759.
FUJITSU Ltd. FUJITSU Electronic Devices Brochure “Dolby Digital (AC-3) Decoder LSI MB 86431, ” Oct. 1996.
Stephen Li, Jon Rowlands, Pius Ng, Maria Gill, D.S. Youm David Kam, S.W. Song, and Paul Look, “An AC-3/MPEG Multi-Standard Audio Decoder IC, ” IEEE Custom Integrated Circuit Conference, 1997.
G. Maturi, “Single Chip MPEG Audio Decoder, ” IEEE Transactions on Consumer Electronics, vol. 38, no. 3, 1992, pp. 348–356.
Hideki Sakamoto, Yoshitaka Shibuya, Hideto Takano, Osamu Kitabatake, and Ichiro Tamitani, “A Dolby AC-3/MPEG-1 Audio Decoder Core Suitable for Audio/Visual System Integration, ” IEEE Custom Integrated Circuits Conference, 1997, pp. 241–244.
T.H. Tsai, L.G. Chen, and R.X. Chen, “Implementation Strategy of MPEG-2 Audio Decoder and Efficient Multichannel Architecture, ” IEEE Workshop on Signal Processing Systems, 1997.
Aong-Chul Han, Sun-Kook Yoo, Sung-Wook Park, Nam-Hun Jeong, Joon-Suk Kim, Ki-Soo Kim, Yong-Tae Han, and Dae-Hee Youn, “An ASIC Implementation of the MPEG-2 Audio Decoder, ” IEEE Trans.Consumer Electronics, 1996, pp. 540–545.
T.H. Tsai, C.H. Chen, and L.G. Chen, “An MPEG Audio Decoder chip, ” IEEE Transactions on Consumer Electronics, vol. 41, no. 1, 1995, pp. 89–95.
T.H. Tsai, L.G. Chen, and Y.C. Liu, “A Novel MPEG-2 Audio Decoder with Efficient Data Arrangement and Memory Configuration, ” IEEE Trans.on Consumer Electronics, vol. 43, no. 3, 1997, pp. 598–604.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Tsai, TH., Wu, RJ. & Chen, LG. A Cost-Effective Design for MPEG-2 Audio Decoder with Embedded RISC Core. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 29, 255–265 (2001). https://doi.org/10.1023/A:1012291732280
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1012291732280