Skip to main content
Log in

Self-Dual Self-Testing Multicycle Circuits: Their Properties

  • Published:
Automation and Remote Control Aims and scope Submit manuscript

Abstract

Functional testing of memory circuits based on the properties of self-dual functions and a procedure for transforming the initial circuit into a self-dual circuit are described. Experimental results for MCNC benchmark circuits are given.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

REFERENCES

  1. Sogomonyan, E.S. and Slabakov, E.V., Samoproveryaemye ustroistva i otkazoustoichivye sistemy (Selftesting Devices and Nonfailing Systems), Moscow: Radio i Svyaz', 1989.

    Google Scholar 

  2. Sapozhnikov, V.V. and Sapozhnikov, Vl.V., Samoproveryaemye diskretnye ustroistva (Self-Testing Discrete Devices), St. Petersburg: Energoatomizdat, 1992.

    Google Scholar 

  3. Das, D. and Touba, N.A., Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes, 16th IEEE VLSI Test Symposium, Monterey, California: 1998, pp. 309–315.

  4. Bose, B. and Lin, D.G., Systematic Unidirectional Error-Detecting Codes, IEEE Trans. Comput. Aided Design, 1987, no. 11, pp. 1024–1032.

  5. Jha, N.K. and Wang, S.J., Design and Synthesis of Self-Checking VLSI Circuits, IEEE Trans. Comput. Aided Design, 1993, no. 6, pp. 878–887.

  6. Berger, J.M., A Note on Error-Detecting Codes for Asymmetric Channels, Inf. Control, 1961, vol. 4, no. 3, pp. 68–73.

    Google Scholar 

  7. Reylds D.A. and Metze G.Fault Detection Capabilities of Alternating LogicIEEETrans.Comput.1978 27, no. 12, pp. 1093–109

    Google Scholar 

  8. Gessel', M., Moshanin, V.I., Sapozhnikov, V.V., et al., Detection of Faults in Self-Testing Combinational Circuits through the Properties of Self-Dual Functions, Avtom. Telemekh., 1997, no 12, pp. 193–200.

  9. Saposhnikov, Vl.V., Moshanin, V., Saposhnikov, V.V., et al., Experimental Results for Self-Dual Multi-Output Combinational Circuits, J. Electron. Testing: Theory Appl., 1999, no. 14, pp. 295–300.

  10. Gessel', M., Dmitriev, A.V., Sapozhnikov, V.V., et al., A Self-Testing Structure for Functional Detection of Faults in Combinational Circuits, Avtom. Telemekh., 1999, no. 11, pp. 162–174.

  11. Logic Synthesis and Optimization Benchmarks, Report NC 27709, Univ. California, 1988.

  12. Sentovich, E., Sing, K., Lavagno, I., et al., SIS: A System for Sequential Circuit Synthesis, Technical Report, Univ. Berkley, Memorandum UCB/ERL M92/41, 1992.

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

About this article

Cite this article

Gessel', M., Dmitriev, A.V., Sapozhnikov, V.V. et al. Self-Dual Self-Testing Multicycle Circuits: Their Properties. Automation and Remote Control 62, 642–652 (2001). https://doi.org/10.1023/A:1010245914985

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1010245914985

Keywords

Navigation