Abstract
Analysis and numerical circuit-design modeling of the speed of current-mode logic devices, as well as complementary push-pull inverters built on scaled 0.2- to 0.1-μm transistor structures with the thin heavily doped base, were performed. The speed was analyzed both on the device and system levels. The objects of investigation were also novel low-voltage push-pull inverters based on 0.1-μm complementary symmetric bipolar–field-effect structures with the undoped (lightly doped) base. These converters offer the following parameters: delay time t d = 100–150 ps at P = 5–10 mW and C l = 100 fF (inverters of type 1) and t d = 100–150 ps at P = 30–100 nW and C l = 1 fF (type 2). It is shown that the high speed of these devices makes them candidates for next-generation ULSI.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
REFERENCES
Taur, Y., Buchan, D., Chen, W., et al., CMOS Scaling into Nanometer Regime, Proc. IEEE, 1995, vol. 85, no.4, pp. 486-503.
Asai, S. and Wada, Y., Technology Challenges for Integration Near and Below 0.1 μm, Proc. IEEE, 1997, vol.85, no. 4, pp. 505-520.
Bubennikov, A.N., Improvement of Energy Indexes for Bipolar Logic Elements, Mikroelektronika, 1990, vol.19, no. 5, pp. 504-519.
Bubennikov, A.N., A Novel Direction in the Development of Custom-Made Quasi-BiCMOS C3LSI with Transient Circuit Design, Elektron. Tekh., Ser. 10: Mikroelektron. Ustroistva, 1993, no. 3, pp. 7-14.
Bubennikov, A.N., Comparative Analysis of Complementary ECL Elements with Improved Energy Indexes for C3LSI, Mikroelektronika, 1994, vol. 23, no. 2, pp.74-83.
Bubennikov, A.N. and Chernyaev, A.V., Priborno-skhematicheskoe modelirovanie v SAPR BIS (Device Simulation Tools in CAD for LSI), Taganrog: Taganrogskii Radiotekhn. Inst., 1993.
Marksteiner, S., Felder, A., and Meister, T., Near-Future Perspectives for Si and Si-Ge Bipolar Transistors, Microelectron. Eng., 1992, vol. 19, pp. 535-538.
Rakitin, V.V. and Filippov, E.I., Simulation of VLSI Elements on Self-Aligned Vertical MOS Transistors, Mikroelektronika, 1996, vol. 25, no. 2, pp. 112-115.
Bubennikov, A.N., Zykov, A.V., and Rakitin, V.V., Numerical Simulation of Planar Self-Aligned MOS Structures for Low-Voltage High-Speed ULSI, Izv. Vyssh. Uchebn. Zaved., Elektron., 1999, no. 1, pp. 79-85.
Bubennikov, A.N., Zykov, A.V., and Rakitin, V.V., Numerical Simulation and Optimization of Low-Voltage Vertical Self-Aligned MOS Structures for ULSI, Izv. Vyssh. Uchebn. Zaved., Elektron., 1999, no. 3, pp. 59-64.
Bubennikov, A.N., Optimization of Switching Characteristics of Low-Level ECL Elements for Super-High-Speed ULSI, Vopr. Radioelektron., Ser. Elektron. Vychisl. Tekh., 1978, no. 7, pp. 82-87.
Bubennikov, A.N., Modelirovanie integral'nykh mikrotekhnologii, priborov i skhem (Simulation of Integrated Microfabrication Technologies, Devices, and Circuits), Moscow: Vysshaya Shkola, 1989.
Burr, J., Ultra Low Power CMOS Technology, Stanford University Report, 1991.
Stork, J., Technology Leverage for Ultra-Low Power Information Systems, Proc. IEEE, 1995, vol. 83, no. 4, pp. 607-618.
Bohr, M. and El-Mansy, Y., Technology for Advanced High-Performance Microprocessors, IEEE Trans. Electron. Devices, 1998, vol. 45, no. 3, pp. 620-625.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Bubennikov, A.N., Zykov, A.V. Low-Voltage Complementary Push-Pull Inverters for ULSI: Simulation and Prospects. Russian Microelectronics 30, 43–53 (2001). https://doi.org/10.1023/A:1009473809212
Issue Date:
DOI: https://doi.org/10.1023/A:1009473809212