Abstract
The continuing trendtowards higher integration densities of integrated circuits makesthe development of systems-on-a-chip possible. For well-definedapplication domains ``silicon platforms'' must be defined whichallow efficient, yet programmable implementations. These platformsare heterogeneous reconfigurable multiprocessor architecturessupporting a variety of communication and computation models.As a consequence designers are facing a large architecture spacewith new possibilities for new architectures. To exploit theseopportunities a better understanding of system level architecturesis necessary. A first step in this direction is to learn fromdesign exercises. Eventually this may lead towards a system leveldesign method. In this paper a multiprocessor architecture templateis presented that serves as a platform for high-throughput applications.Central to this architecture is a reconfigurable high-performanceprocessor network that uses communication concepts based on theTST-networks known from the literature. We discuss the characteristicsof the architecture template in detail. Furthermore, we willdiscuss the specification, modelling, and mapping of applicationsfor this architecture. Finally, we analyse cost and performancefigures using real implementation results.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Semiconductor Industry Association, The National Technology Roadmap for Semiconductors: Technology Needs, Sematech Inc., Austin, USA, 1997.
H. Sasaki, “Multimedia Complex on a Chip,” Proceedings 1996 International Solid-State Circuits Conference, 16–19, 1996.
J.L. Hennessy and D.A. Patterson, Computer Architecture A Quantitative Approach, Second Edition, Morgan Kaufmann Publishers Inc., San Francisco, 1996.
S. Rathnam and G. Slavenburg, An Architectural Overview of the Programmable Multimedia Processor, TM-1, Proceedings IEEE COMPCON, 319–326, 1996.
P. Foley, The MpactTM Media Processor Redefines the Multimedia PC, Proceedings IEEE COMPCON, 311–318, 1996.
H. Veendrick, 0. Popp, G. Postuma, and M. Lecoutere, A1.5 GIPS video signal processor (VSP), Proceedings IEEE Custom Integrated Circuits Conference, 95–98, 1994.
K. Guttag, R.J. Gove, and J.R. van Aken, A Single-Chip Multiprocessor for Multimedia: The MVP, IEEE Computer Graphics & Applications 12(6), 53–64, 1992.
D.D. Gajski, D.A. Padua, D.J. Kuck, and R.H. Kuhn, A Second Opinion on Data Flow Machines and Languages, IEEE Computer 15(2), 58–69, 1982.
B. Lee and A.R. Hurston, Dataflow Architectures and Multithreading, IEEE Computer 27(8), 27–39, 1994.
B.W. Lee, H.S. Kwon, B.N. Kim, D. Still, T. Koper, and S. Magar, Data Flow Processor for Multi-Standard Video Codec, Proceedings of the IEEE Custom Integrated Circuits Conference, 103–106, 1994.
A. Abnous and J. Rabaey, Ultra-Low-Power Domain-Specific Multimedia Processors, Proceedings IEEE Workshop on VLSI Signal Processing, 461–470, 1996.
B. de Loore et al., AVideo Signal Processor for Motion-Compensated Field-Rate Upconversion in Consumer Television, Proceedings 1996 International Solid-State Circuits Conference, 248–249.
G. Kahn, “The semantics of a Simple Language for Parallel Programming,” Proceedings 1974 IFIP Congress, 471–475.
J.B. Dennis and K.K.-S. Weng, “An Abstract Implementation for Concurrent Computation with Streams,” Proceedings of the 1979 International Conference on Parallel Processing, 35–45.
E.A. Lee and T.M. Parks, “Data Flow Process Networks,” Proceedings of the IEEE, 83(5), 773–801, 1995.
E.A. Lee and D.G. Messerschmitt, “Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing,” IEEE Transactions on Computers, vol. C-36, 24–35, 1987.
I. Stewart, Galois Theory, Second Edition, Chapman and Hall Mathematics, 1989.
M. Schwartz, Telecommunication Networks: Protocols, Modeling and Analysis, Addison-Wesley, 1987.
C. Clos, “A Study of Nonblocking Switching Networks,” Bell System Technical Journal, 32(2), 406–424, 1953.
A. van der Werf et al., “I.McIC: A Single-Chip MPEG2 Video Encoder for Storage,” IEEE International Solid-Slate Circuits Conference, 254–255, 1997.
C. Berge, Graphs, North-Holland, Amsterdam, 1991.
P. Hall, “On Representations of Subsets,” Journal of the London Mathematical Society, 10, 26–30, 1934.
J.E. Hopcroft and R.M. Karp, “An n5/2 Algorithm for Maximum Matchings in Bipartite Graphs,” SIAM Journal on Computing, 2(4), 225–231, 1973.
J.A.J. Leijten, Real-Time Constrained Reconfigurable Communication between Embedded Processors, Ph.D. thesis, Eindhoven University of Technology, The Netherlands, 1998.
C.L. Liu and J.W. Layland, “Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment,” Journal of the Association for Computing Machinery, 20(1), 46–61, 1973.
S. Hosseini-Khayat and A.D. Bovopoulos, “A simple and Efficient Bus Management Scheme that Supports Continuous Streams,” ACM Transactions on Computer Systems, 13(2), 122–140, 1995.
H. Veendrick et al., “A 1.5 GIPS video signal processor (VSP),” Proceedings 1994 IEEE Custom Integrated Circuits Conference, 95–98.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Leijten, J.A., Meerbergen, J.L.v., Timmer, A.H. et al. Prophid: A Platform-Based Design Method. Design Automation for Embedded Systems 6, 5–37 (2000). https://doi.org/10.1023/A:1008940508225
Issue Date:
DOI: https://doi.org/10.1023/A:1008940508225