Abstract
This contribution describes design methodology and implementation of a single-chip timing and carrier synchronizer and channel decoder for digital video broadcasting over satellite (DVB-S). The device consists of an A /D converter with AGC, timing and carrier synchronizer with matched filter, Viterbi decoder including node synchronization, byte and frame synchronizer, convolutional de-interleaver, Reed Solomon decoder, and a descrambler.
The system was designed in accordance with the DVB specifications. It is able to perform Viterbi decoding at data rates up to 56 Mbit /s and to sample the analog input values with up to 88 MHz. The chip allows automatic acquisition of the convolutional code rate and the position of the puncturing mask. The symbol synchronization is performed fully digitally by means of interpolation and controlled decimation. Hence, no external analog clock recovery circuit is needed.
For algorithm design, system performance evaluation, co-verification of the building blocks, and functional hardware verification an advanced design methodology and the corresponding tool framework are presented which guarantee both short design time and highly reliable results. The chip has been fabricated in a 0.5 µm CMOS technology with three metal layers. A die photograph is included.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
European Telecommunications Institute. Digital broadcasting system for television, sound and data services; Framing structure, channel coding and modulation for 11/12 GHz satellite services. Draft ETS 300421, ETSI Secretariat, 06921 Sophia Antipolis - France, August 1994.
K. Müller, F. Frieling, H. Kriedt, C. v. Reventlow, R. Schwendt, M. Haas, F. Kuttner, H. Dawid, O. Joeressen, U. Lambrette, M. Vaupel, and H. Meyr. A low-cost DVB compliant Viterbi and Reed Solomon decoder. In Intl. Conference on Consumer Electronics, Rosemont, Ill., June 1997.
H. Meyr et al. Digital Communication Receivers: Synchronization, Channel Estimation and Signal Processing. John Wiley & Sons, 1997.
F. Gardner. A BPSK/QPSK timing-error detector for sampled receivers. IEEE Transactions on Communications, COM-34: 423-429, May 1986.
M. Oerder and H. Meyr. Derivation of Gardner's timing error detector from the maximum likelihood principle. IEEE Transactions on Communications, COM-35, pp. 684-685, June 1987.
U. Lambrette, K. Langhammer, and H. Meyr. Variable sample rate digital feedback NDA timing synchronization. In Proceedings of the IEEE Global Telecommunications Conference GLOBECOM, 1996.
U. Lambrette, K. Langhammer, and H. Meyr. An aliasing-free receiver with variable sample rate digital feedback NDA timing synchronization. J. Wireless Personal Communciations, Sept. 1998, scheduled for publication.
T. G. Noll. Semi-systolic maximum rate transversal filters with programmable coefficients. In W. M. et al., editors, Systolic Arrays, pp. 103-112, Adam Hilger, Bristol, 1987.
M. Vaupel and H. Meyr. High speed FIR-filter architectures with scalable sample rates. In Proceedings of the IEEE International Symposium on Circuits and Systems, 4.127-4.130, London, May 1994.
H. Meyr and G. Ascheid. Synchronization in Digital Communications, vol. 1. John Wiley & Sons, 1990.
J. E. Volder. The CORDIC trigonometric computing technique. IRE Trans. Electronic ComputingEC-8: 330-334, September 1959.
H. Dawid and H. Meyr. The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations. IEEE Transactions on Computers45: 307-318, March 1996.
G. D. Forney. Burst-correcting codes for the classic bursty channel. IEEE Transactions Communications, COM-19: 772-781, Oct. 1971.
J. L. Ramsey. Realization of optimum interleavers. IEEE Transactions on Information Theory, IT-16: 338-345, May 1970.
Synopsys. COSSAP Overview and Documentation Roadmap. Synopsys, Inc., Mountain View, CA, 1996.
J. Kunkel. COSSAP: A stream driven simulator. In IEEE International Workshop on Microelectronics in Communications, Interlaken, Switzerland, March 1991.
G. Jennings. A case against event driven simulation of digital system design. In A. H. Rutan, editor, The 24th Annual Simulation Symposium, pp. 170-176, IEEE Computer Society Press. Los Alamitos, California, April 1991.
The MathWorks. MATLAB Reference Guide. Cochituate Place, Natick, Mass., 1994. Documentation of MATLAB 4.2.
U. Lambrette, B. Schmandt, G. Post, and H. Meyr. COSSAP - MATLAB Cosimulation. In Proc. Int. Conf. on Signal Processing Application and Technology (ICSPAT), October 1995.
Institute of Electrical and Electronics Engineers Inc. IEEE Standard VHDL Language Reference Manual, IEEE Std 1076-1987, New York, NY, March 1988.
Synopsys Inc. Behavioral Compiler User Guide. Mountain View, CA.
J. Horstmannshoff, T. Grötker, H. Meyr, M. Wloka, and K. Djigande. DSP system synthesis: Integration of reusable building blocks. In Proc. Int. Conf. on Signal Processing Application and Technology (ICSPAT), pp. 774-778, San Diego, Sep. 1997.
J. Horstmannshoff, T. Grötker, and H. Meyr. Mapping multirate dataflow to complex RT level hardware models. In ASAP, IEEE, 1997.
DesignWare Developer Guide. Mountain View, CA.
M. Vaupel, T. Grötker, and H. Meyr. ComBox: Library-based generation of VHDL modules. In T. M. W. Burleson and K. Konstantinides, editors, VLSI Signal Processing IXpp. 293-302, IEEE, 1996.
P. Zepter, T. Grötker, and H. Meyr. Digital receiver design using VHDL generation from data flow graphs. In Proc. 32nd Design Automation Conf., June 1995.
T. Grötker, P. Zepter, and H. Meyr. ADEN: An environment for digital receiver ASIC design. In Proceedings of the IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 3243-3246, Detroit, May 1995.
O. J. Joeressen, M. Vaupel, and H. Meyr. High-speed VLSI architectures for soft-output Viterbi decoding. Journal of VLSI Signal Processing, 8: 169-181, October 1994.
H. Dawid and H. Meyr. High speed bit-level pipelined architectures for redundant CORDIC implementation. In Proceedings of the Int. Conf. on Application Specific Array Processors, pp. 358-372, IEEE Computer Society Press, Oakland, August 1992.
E. Girczyc and S. Carlson. Increasing design quality and engineering productivity through design reuse. In Proc. of the 30th Design Automation Conf., pp. 48-53, 1993.
T. Groetker, M. Vaupel, and H. Meyr. DFG-Abschlussbericht Kommunikationssystem-Synthese. Tech. Rep. Me 651/12-4, ISS, July 1997.
P. Zepter. Simulator Coupling: COSSAP-Synopsys VSS. Internal Memo 715/16, ISS, RWTH Aachen, September 1993.
P. Zepter. Kopplung eines VHDL Simulators an einen Simulator für Signalverarbeitungsalgorithmen. In D. Seitzer, editor, GME Fachberichte 11 Mikroelektronik, pp. 127-132, VDE Verlag, March 1993. (In german.)
A. Müller, G. Post, M. Vaupel, and H. Meyr. RAVEN-A real-time analysis and verification environment. In Proc. of DSP Deutschland 97, (München), Oct. 1997.
Microsoft, Microsoft Project User's Guide.
P. Buchholz, J. Dunkeland, B. Müller-Clostermann, M. Sczittnick, and S. Zäske. Quantitative Systemanalyse mit Markovschen Ketten. B. G. Teubner, Verlagsgesellschaft, 1994.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Vaupel, M., Lambrette, U., Dawid, H. et al. Design Methodology for a DVB Satellite Receiver ASIC. Design Automation for Embedded Systems 3, 255–290 (1998). https://doi.org/10.1023/A:1008809626433
Issue Date:
DOI: https://doi.org/10.1023/A:1008809626433