Abstract
A symmetric complementary structure for CMOS analog squarer and four-quadrant multiplier is proposed and analyzed. Analog squarer and a four-quadrant analog multiplier by utilizing the square-algebraic identity in the MOS triode region are presented. The squarer has a symmetric complementary configuration of the push-pull source follower and provides high performance in terms of linearity, power consumption, frequency response and total harmonic distortion (THD). The squarer, with −3 dB bandwidth of 1.3 GHz, had a nonlinearity error less than 1% over input signal range of ±1 V. The multiplier is basically constructed by voltage subtractors (for differential function of inputs) and sum-squaring as well as difference-squaring core circuits (for multiplication of two differential inputs signals). The multiplier has a nonlinearity error less than 1% over ±0.5 V input range. The circuit provides a −3 dB bandwidth higher than 1.3 GHz and exhibits a THD lower than 1% with a 1 V peak-to-peak input voltage, which dissipating 2.6 mW. The second-order effects including mismatch effects are discussed. The proposed circuits will be useful in various RF analog signal-processing applications.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Abidi, “Low-power radio-frequency IC's for portable communications.” Proceedings of the IEEE 83, No. 4, pp. 544–569,1995.
J. Crols and M. Steyaert, “A single-chip 900MHz CMOS receiver front-end with a high performance low-IF topology.” IEEE Journals of Solid State Circuits 30(12), pp. 1483–1492,1995.
A. Rofougaran, Journals of Chang, M. Rofougaran, and A. Abidi, “A 1 GHz CMOS RF front-end IC for a directconversion wireless receiver.” IEEE Journals of Solid State Circuits 31(7), pp. 880–889,1996.
P. Shoemaker, G. Haviland, R. Shimabukuro, and I. Lagnado, “A simple CMOS analog four-quadrant multiplier.” Analog Integrated Circuits and Signal Processing 1, pp. 107–117,1991.
C. Kim and S. Park, “Design and implementation of a new four-quadrant MOS analog multiplier.” Analog Integrated Circuits and Signal Processing 2, pp. 95–103,1992.
S. Liu and Y. Hwang, “CMOS four-quadrant analog multiplier using bias feedback techniques.” IEEE Journals of Solid State Circuits 29(6), pp. 750–752,1994.
M. Song and C. Kim, “An MOS four-quadrant analog multiplier using simple two input squaring circuits with source followers.” IEEE Journals of Solid State Circuits 25(6), pp. 841–848,1990.
M. Ismail, R. Brannen, S. Takagi, N. Fujii, N. Khachab, R. Khan, and O. Aaserud, “ConÆgurable CMOS multiplier/ divider circuits for analog VLSI.” Analog Integrated Circuits and Signal Processing 5, pp. 219–234,1994.
K. Kimura, “An MOS four-quadrant analog multiplier based on the multitail technique using a quadtail cell as a multiplier core.” IEEE Transactions on Circuits and Systems Part I 42(8), pp. 448–454,1995.
S. I. Liu, C. Chang, and Y. P. Hwang, “New CMOS fourquadrant multiplier and squarer circuits.” Analog Integrated Circuits and Signal Processing 9, pp. 257–263,1996.
Journals of Schoeman and T. Joubert, “Four quadrant analogue CMOS multiplier using capacitively coupled dual-gate transistors.” Electronic Letters 32(3), pp. 209–210,1996.
B. Gilbert, “A precision four-quadrant multiplier with nanosecond response.” IEEE Journals of Solid State Circuits SC-3(6), pp. 353–365,1968.
Journals of N. Babanezhad and G. C. Temes, “A 20V fourquadrant CMOS analog multiplier.” IEEE Journals of Solid State Circuits SC-20(6), pp. 1158–1168,1985.
B. S. Bong, “CMOS RF circuits for data communication applications.” IEEE Journals of Solid State Circuits SC-21, pp. 310–317,1986.
S. C. Quin and R. L. Geiger, “A +5V CMOS analog multiplier.” IEEE Journals of Solid State Circuits SC-22, pp. 1143–1146,1987.
A. L. Coban and P. E. Allen, “Low-voltage four-quadrant analog multiplier.” Electronic Letters pp. 1044–1045,1994.
S. I. Liu, “Low voltage CMOS four-quadrant multiplier.” Electronic Letters, pp. 2125–2126,1994.
Journals of H. Tsay, S. I. Liu, and Y. P. Wu, “CMOS fourquadrant multiplier using triode transistors based on regulated cascade structure.” Electronic Letters, pp. 962–963,1995.
S. C. Li, K. L. Lin, and W. C. Hong, “3 GHz+1V CMOS analogue squarer for nonlinear signal processing.” Proceedings of Nonlinear Theory and Its Applications (NOLTA' 97), 2, Hawaii, pp. 787–790,1997.
P. E. Allen and D. R. Holberg, CMOS analog circuit design. Holt, Rinehart and Winston, New York, 1987, pp. 302–304.
A. B. Grebene, Bipolar and MOS analog integrated circuit design. John-Wiley & Sons, New York, 1984, pp. 297–299.
S. Soclof, Design and applications of analog integrated circuits. Prentice-Hall, New Jersey, 1991, pp. 590–639.
K. Bult and H. Wallinga, “A CMOS four-quadrant analog multiplier.” IEEE Journals of Solid State Circuits SC-21, pp. 430–435,1986.
P. L. Langlois, “Comment on ‘A CMOS four-quadrant multiplier’: effect of threshold voltage.” IEEE Journals of Solid State Circuits 25(6), pp. 1595–1597,1990.
B. Nauta, Analog CMOS Filters for Very High Frequencies. Kluwer Academic Publishers, Massachusetts,1993.
M. Banu and Y. P. Tsividis, “Floating voltage-controlled resistor in CMOS technology.” Electronic Letters 18, pp. 678–679,1982.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Li, S.C. A Symmetric Complementary Structure for RF CMOS Analog Squarer and Four-Quadrant Analog Multiplier. Analog Integrated Circuits and Signal Processing 23, 103–115 (2000). https://doi.org/10.1023/A:1008389808721
Issue Date:
DOI: https://doi.org/10.1023/A:1008389808721