Abstract
This paper presents a comparison design of comb decimators based on the non-recursive algorithm and the recursive algorithm. Compared with the recursive algorithm, the main advantage of the non-recursive algorithm is its abilities of reducing power consumption and increasing circuit speed especially when the decimation ratio and filter order are high. Based on the non-recursive algorithm, a decimator with programmable filter orders (3rd, 4th and 5th), decimation ratios (8, 16, 32 and 64) and input bits (1 and 2 bits) has been implemented in a 0.6 μm 3.3 V CMOS process. Its measured core power consumption is 44 mW at the oversampling rate of 25 MHz and its highest input data rate is 110 MHz.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
J. C. Candy and G. C. Temes, Oversampling Delta-Sigma Data Converters: Theory, Design and Simulation. IEEE Press, 1992.
S. Lawson, “Wave digital filters boost DSP applications.” IEEE Circuits and Devices Magazine 8(4), pp. 27–31, 1992.
A. M. Marques, V. Peluso, M. S. J. Steyaert, and W. Sansen, “A 15-b resolution 2-MHz Nyquist rate DS ADC in a 1-mm CMOS technology.” IEEE Journal of Solid-State Circuits 33(7), pp. 1065–1075, 1998.
E. B. Hogenauer, “An economical class of digital filters for decimation and interpolation.” IEEE Trans. on Acoustics, Speech and Signal Processing ASSP-29(2), pp. 155–162, 1981.
A. Y. Kwentus, Z. Jiang, and A. N. Willson Jr., “Application of filter sharpening to cascaded integrator-comb decimation filters.” IEEE Trans. on Signal Processing 45(2), pp. 457–467, 1997.
E. N. Farag, R.-H. Yan, and M. I. Elmasry, “A programmable power-efficient decimation filter for software radios,” in Proc. Int. Symp. Low Power Electronics and Design, pp. 68–71, 1997.
R. E. Crochiere and L. R. Rabiner, Multirate Digital Signal Processing. Prentice-Hall, Inc., 1983.
T. Saramaki and H. Tenhunen, “Efficient VLSI-realizable decimators for sigma-delta analog-to-digital converters,” in IEEE Proc. ISCAS'88, pp. 1525–1528, 1988.
E. Dijkstra, O. Nys, C. Piguet and M. Degrauwe, “On the use of modulo arithmetic comb filters in sigma delta modulators,” in IEEE Proc. ICASSP'88, pp. 2001–2004, 1988.
B. P. Brandt and B. A. Wooley, “A low-power, area-efficient digital filter for decimation and interpolation.” IEEE Journal of Solid-State Circuits 29(6), pp. 679–687, 1994.
T. Karema, T. Husu, and H. Tenhunen, “A filter processor for interpolation and decimation,” in Proc. IEEE Custom Integrated Circuit Conference, Boston, USA, pp. 19.2.1–19.2.4, 1992.
J. Yuan and C. Svensson, “New single-clock CMOS latches and flipflops with improved speed and power savings.” IEEE Journal of Solid-State Circuits 32(1), pp. 62–69, 1997.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Gao, Y., Jia, L., Isoaho, J. et al. A Comparison Design of Comb Decimators for Sigma-Delta Analog-to-Digital Converters. Analog Integrated Circuits and Signal Processing 22, 51–60 (2000). https://doi.org/10.1023/A:1008372010560
Issue Date:
DOI: https://doi.org/10.1023/A:1008372010560