Skip to main content
SpringerLink
Log in

Design and Realization of a Built-In Current Sensor for IDDQ Testing and Power Dissipation Measurement

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

Built-in current sensor (BICS) is known to enhance test accuracy, defect coverage of quiescent current (IDDQ) testing method in CMOS VLSI circuits. For new deep-submicron technologies, BICSs become essential for accurate and practical IDDQ testing. This paper presents a new BICS suitable for power dissipation measurement and IDDQ testing. Although the BICS presented in this paper is dedicated to submicron technologies that require reduced supply voltage, it can also be used for applications and technologies requiring normal supply voltage. The proposed BICS has been extended for on-line measurement of the power dissipation using only an additional capacitor. Power dissipation measurement is important for safety-critical applications and battery-powered systems. A simple self-test approach to verify the functionality and accuracy of BICSs has also been introduced. The proposed BICS has been implemented and tested using an N-well CMOS 1.2 μm technology. Practical results demonstrate that a very good measurement accuracy can be achieved.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. A. Rubio, J. Figueras, and J. Segura, “Quiescent current sensor circuits in digital VLSI CMOS testing.” Electronic Letters 26(15),1990.

  2. P. Nigh and W. Maly, “Test generation for current testing.” IEEE Design & Test of Computers 7(2), pp. 26–38,1990.

    Google Scholar 

  3. V. D. Agrawal, “Special issue on IDDQ testing.” Journal of Electronic Testing, Theory and Applications 3,1992.

  4. S. M. Jerry, and C. F. Hawkins, “IDDQ Testing: issues present and future.” IEEE Design & Test of Computers,Winter, pp. 61–65,1996.

  5. Wallquist and M. Kenneth, “On the effect of IDDQ testing in reducing early failure rate.” Proceedings of the IEEE International Test Conference pp. 910–914,1995.

  6. The National Technology Road Map for Semiconductors. Semiconductor Industry Association, San Jose, California,1994.

  7. M. Nicolaidis, F. Vargas, and B. Courtois, “Design of BISCs for concurrent checking in radiation environments.” IEEE Transactions on Nuclear Science 40(6), pp. 1584–1590,1993.

    Google Scholar 

  8. W. Maly and M. Patyra, “Built-in current testing.” IEEE Journal of Solid-State Circuits 27(3), pp. 425–429,1992.

    Google Scholar 

  9. J.-J. Tang, K.-J. Lee, and B.-D. Liu, “A practical current sensing technique for IDDQ testing.” IEEE Transactions on VLSI Systems 3(2), pp. 302–310,1995.

    Google Scholar 

  10. T.-L. Shen, J. C. Daly, and J.-C. Lo, “A 2-ns detecting time, 2-mm CMOS built-in current sensing circuit.” IEEE Journal of Solid-State Circuits 28(1), pp. 72–77,1993.

    Google Scholar 

  11. Y. Miura and K. Kinoshita, “Circuit design for built-in current testing.” Proceedings of the IEEE International Test Conference, pp. 873–881,1992.

  12. C. Hwang, M. Ismail, and J. E. DeGroat, “On-chip IDDQ testability schemes for detecting multiple faults in CMOS ICs.” IEEE Journal of Solid-State Circuits 31(5), pp. 732–739, 1996.

    Google Scholar 

  13. J.-J. Yoo, et al. “A precision CMOS voltage reference with enhancement stability for the application to advanced VLSI's.” Proceedings of the IEEE ISCAS, pp. 1318–1321,1993.

  14. R. D. Jolly and R. H. McCharles, “A low-noise ampliÆer for switched capacitor Ælters.” IEEE Journal of Solid-State Circuits SC-17(6), pp. 1192–1194,1982.

    Google Scholar 

  15. K. Arabi and B. Kaminska, “Built-in temperature sensors for on-line thermal monitoring of microelectronic structures.” To be appeared in Journal of Electronic Testing, Theory and Applications (JETTA)

  16. K. Arabi and B. Kaminska, “Oscillation-test strategy for analog and mixed-signal integrated circuits.” Proceedings of the IEEE VLSI Test Symposium, Princeton, pp. 476–482,1996.

  17. K. Arabi and B. Kaminska, “Parametric and catastrophic fault coverage of analog circuits using oscillation-test methodology.” Proceedings of the IEEE VLSI Test Symposium, Monterey, pp. 166–171,1997.

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, E´cole de Technologie Supe´rieure (E´TS), Montreal, QC H3C 1K3, Canada

    Karim Arabi

  2. Opmaxx, Inc., Beaverton, Oregon, U.S.A.

    Bozena Kaminska

Authors
  1. Karim Arabi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Bozena Kaminska
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Arabi, K., Kaminska, B. Design and Realization of a Built-In Current Sensor for IDDQ Testing and Power Dissipation Measurement. Analog Integrated Circuits and Signal Processing 23, 117–126 (2000). https://doi.org/10.1023/A:1008341925559

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008341925559

Search

Navigation