Abstract
A robust design of low voltage low power square law CMOS composite cells using statistical VLSI design techniques is presented. Since random device/process variations do not scale down with feature size or supply voltage, the statistical design of low voltage circuits is essential in order to keep functional yields of low voltage circuits at levels that are competitive and cost effective. The Response Surface Methodology and Design of Experiment techniques were used as statistical techniques. This article shows that statistical techniques will result in area/layout optimization which will enhance functional yield of low voltage analog ICs.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Hyogo, C. Hwang, M. Ismail, and K. Sekine, “LV/LP CMOS Square-Law Composite Transistors for Analog VLSI Applications.” IEEJ 1st Int'l Analog VLSIWorkshop ECT-97-59, pp. 139–143, 1997, The Ohio State University, USA.
E. Seevinck and R. F. Wassenaar, “AVersatile CMOS Linear Transconductor/Square-law Function Circuit.” IEEE JSSC SC-22, pp. 366–377, 1987.
C. Michael, Statistical Modeling for Computer-Aided Design of Analog MOS Integrated Circuits. Ph.D. Dissertation in Electrical Engineering, The Ohio State University, Columbus, 1991.
C. Michael and Mohammed ISMAIL,Statistical Modeling for Computer-Aided Design of MOS VLSI Circuits. Kluwer Academic Publishers, 1993.
A. Motamed, Low-voltage Analog VLSI Circuits and Signal Processing. Ph.D., Dissertation in Electrical Engineering, The Ohio State University, Columbus, 1996.
T. B. Tarim, C. H. Lin, and M. Ismail “Robust low voltage low power analog MOS VLSI design,” Chapter 6 in Designs of System on a Chip: Devices and Components, Ricardo Reis and Jochen Jess (eds), Kluwer Academic Publishers, to be published in 2000.
C. Michael and Mohammed ISMAIL, “Statistical modeling of device mismatch for analog MOS integrated circuits.” IEEE. Solids State Circuits SC-27, pp. 154–166, 1992.
M. Ismail and T. Fiez,Analog VLSI Design and Signal Information Processing. McGraw-Hill Inc., pp. 615–656, 1994.
D. C. Montgomery, Design and Analysis of Experiments.Wiley, New York 1997.
H. Su, Statistical Design and Optimization of Engineering Artifacts. Ph.D. Dissertation, The Ohio State University, Columbus, 1995.
G. E. P. Box, Empirical Model Building and Response Surfaces. John Wiley & Son, 1987.
Helsinki University of Technology, Circuit Theory Laboratory and Nokia Research Center, APLAC-An Object Oriented Analog Circuit Simulator and Design Tool.
T. B. Tarim, H. H. Kuntman, and M. Ismail, “Statistical design techniques for yield enhancement of low voltage CMOS VLSI.” Proceedings of the IEEE International Symposium on Circuits and Systems 2, Monterey, California, USA, May 1998.
T. B. Tarim, H. H. Kuntman, and M. Ismail, “Statistical Design of a Low Voltage Low Power Square-Law CMOS Cell.” Proceedings of the IEEJ 2nd International Analog VLSI Workshop ECT-98-30, pp. 81–85, 1998, Santa Clara, California, USA.
T. B. Tarim, Statistical Design Techniques for Yield Enhancement of Low Voltage CMOS VLSI. Ph.D. Dissertation, Istanbul Technical University, Istanbul, Turkey, 1999.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Tarim, T.B., Kuntman, H.H. & Ismail, M. Statistical Design of Low Power Square-Law CMOS Cells for High Yield. Analog Integrated Circuits and Signal Processing 23, 237–248 (2000). https://doi.org/10.1023/A:1008319604774
Issue Date:
DOI: https://doi.org/10.1023/A:1008319604774