Abstract
An operational rank extractor (ORE) is introduced in this paper as an operational amplifier having rank extractors at its inputs. This versatile building block can implement a variety of nonlinear transfer functions such as a dead-zone amplifier, a limiter, a full-wave rectifier, and a tri-state comparator (including hysteretic behavior). A 6-input circuit has been implemented in a 2 μm CMOS process. The total silicon area is 460 × 100μm2, and the circuit dissipates 0.7 mW from a single 5 V supply. Various circuit configurations are analyzed theoretically, and experimental results are also provided.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
T. Yamakawa, “A fuzzy inference engine in nonlinear analog mode and its applications to a fuzzy logic control.” IEEE Trans. on Neural Networks NN-4(3), pp. 496-522, 1993.
I. Opris and G. Kovacs, “An analog voltage-mode fuzzy logic controller.” Fuzzy Logic '94 Conference Proceedings M334, San Diego, CA, pp. 475-485, 1994.
N. S. Jayant, “Average and median based smoothing techniques for improving digital speech quality in the presence of transmission errors.” IEEE Trans. on Communications COM-24(9), pp. 1043-1045, 1976.
T. Heikkinen, P. Heinonen, and Y. Neuvo, “New median type analog Ælters.” Proceedings of the European Conference on Circuit Theory and Design-ECCTD 87pp. 441-446, 1987, Paris, France.
P. Dietz and R. Carley, “An analog circuit technique for Ænding the median.” IEEE 1993 Custom Integrated Circuits Conference San Diego, CA, pp. 6.1.1-6.1.4, 1993.
C. Mead, Analog VLSI and Neural Systems. Addison-Wesley, Reading, MA, pp. 105-107 1989.
I. Opris and G. Kovacs, “Analogue median circuit.” Electronics Letters 30(17), pp. 1369-1370, 1994.
I. E. Opris, Analog Rank Extractors and Sorting Networks. Ph.D. Thesis, Stanford University, Stanford, CA, 1996.
A. G. Dewey and E.I. Jury, “A stability inequality for a class of nonlinear feedback systems.” IEEE Transactions on Automatic Control AC-11, pp. 54-62, 1966.
G. Zames, “Stability of systems with sector nonlinearities.” IEEE Transactions on Automatic Control AC-13, pp. 709-711, 1968.
I. E. Opris, “Analog Rank Extractors.” IEEE Transactions on Circuits and Systems-Part I, TCAS-44(12), pp. 1114-1121, 1997.
C. Toumazou and F. J. Lidgey, “Wide-band precision rectiÆcation.” IEE Proceedings-Part G 134(1), pp. 7-15, 1987.
M. G. Degrawe, J. Rijmenants, E. A. Vittoz, and H. J. De Man, “Adaptive biasing CMOS ampliÆers.” IEEE Journal of Solid-State Circuits SC-17(3), pp. 522-528, 1982.
L. Callewaert and W. Sansen, “Class AB CMOS ampliÆers with high efÆciency.” IEEE Journal of Solid-State Circuits SC-25(3), pp. 684-691, 1990.
I. Opris and G. Kovacs, “Fast precision voltage rectiÆer.” Electronics Letters 30(16), pp. 1269-1270, 1994.
I. E. Opris, “Rail-to-Rail Min./Max. Circuits.” IEEE Transactions on Circuits and Systems-Part II TCAS-45(1), pp. 137-140, 1998.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Opris, I.E. The Concept of Operational Rank Extractor. Analog Integrated Circuits and Signal Processing 23, 189–198 (2000). https://doi.org/10.1023/A:1008315519796
Issue Date:
DOI: https://doi.org/10.1023/A:1008315519796