Skip to main content
SpringerLink
Log in

Fast Implementation of Binary Morphological Operations on Hardware-Efficient Systolic Architectures

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract

In this paper we present novel systolic architectures for the fast execution of common morphological operations, that is dilation, erosion, closing, and opening. Their novelty stems from the fact that the same unit, the combined Erosion-Dilation Architecture (EDA), is used to perform either dilation, or erosion, or both of them in parallel (depending on control signals). The proposed architectures show a major advantage on using reduced resources for storing the structuring element (SE), lead to full resource utilization, and provide high processing rates. We concentrate on 1-dim structuring elements and present an improved architecture, that performs dilation and erosion in half the time compared to other architectures, using a workload partitioning technique. Furthermore, the amenability of the EDA to VLSI implementation is exemplified by a processor that performs binary morphological operations with 1 × 3 structuring sets. Finally, we show that the modularity of the proposed architectures allows the direct extension to 2-dim morphology.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. J. Serra, Image Analysis and Mathematical Morphology, New York: Academic Press, 1982.

    MATH  Google Scholar 

  2. G. Matheron, Random Sets and Integral Geometry, N.Y.: Wiley, 1975.

    MATH  Google Scholar 

  3. P. Maragos and R.W. Schafer, “Morphological Systems for Multidimentional Signal Processing,” IEEE Proceedings, vol. 78, no.4, 1990, pp. 690–710.

    Article  Google Scholar 

  4. P.E. Danielsson and S. Levialdi, “Computer Architectures for Pictorial Information Systems,” IEEE Computer Magazine, Nov. 1981, pp. 53–67.

  5. A.C.P. Loui, A.N. Venetsanopoulos, and K.C. Smith, “Flexible Architectures for Morphological Image Processing and Analysis,” IEEE Trans. on Circuits for Video Technology, vol. 2, no.1, 1992, pp. 72–83.

    Article  Google Scholar 

  6. K.I. Diamantaras and S.Y. Kung, “A Linear Systolic Array for Real-Time Morphological Image Processing,” Journal of VLSI Singal Processing Systems, vol. 17, 1997, pp. 43–57.

    Article  MATH  Google Scholar 

  7. A. Broggi, G. Conte, F. Gregoretti, C. Sansoe, and L.M. Reyneri, “The PAPRICA Massively Parallel Processor,” in Proc. MPCSIEEE Int. Conf. on Massively Parallel Computing Systems, IEEE CS-EuroMicro, Ischia, Italy, May 2-4, 1994, pp. 16–30.

    Google Scholar 

  8. L. Abbott, R.M. Haralick, and X. Zuang, “Pipeline Architectures for Morphological Image Analysis,” Machine Vision and Applications, vol. 1, 1988, pp. 23–40.

    Article  Google Scholar 

  9. F.Y. Shih, C.T. King, and C.C. Pu, “Pipeline Architectures for Recursive Morphological Operations,” IEEE Trans. on Image Processing, vol. 4, no.1, 1995, pp. 11–17.

    Article  Google Scholar 

  10. Proceedings of the IEEE Computer Society Workshop for Pattern Analysis and Image Database Management, Miami Beach, Florida, November 1985.

  11. Intel Architecture MMX Technology Developer's Manual, Intel, Order No. 243006-001, March 1996.

  12. David Bistry, The Complete Guide to MMX Technology, McGraw Hill, July 1997.

  13. Vladimir Kravtchenko, “Using MMX Technology in Digital Image Processing,” Technical Report TR-98-13, Dept. of Computer Science, University of British Columbia, Vancouver, Canada, 1998.

    Google Scholar 

  14. M. Bertozzi, A. Broggi, A. Fascioli, and S. Tommesani, “Addressing Real-Time Requirements of Automatic Vehicle Guidance with MMX Technology,” in Proceedings 4th International Workshop on Embedded HPC Systems and Applications (EHPC'99)–Second Merged Symposium IPPS/SPDP 1999.

  15. M. Maresca and H. Li, “Morphological Operations on Mesh Connected Architecture: A Generalized Convolution Algorithm,” in Proc. of IEEE Conf. on Computer Vision and Pattern Recognition, Miami, FL, June 1986, pp. 299–304.

  16. R.M. Haralick, S.R. Sternberg, and X. Zhuang, “Image Analysis Using Mathematical Morphology,” IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. PAMI-9, no.4, 1987, pp. 532–550.

    Article  Google Scholar 

  17. A. Broggi, “Speeding-up Mathematical Morphology Computations with Special-Purpose Array Processors,” in Proc. of 27th IEEE Computer Soc. Int. Conf. on System Sciences, Maui, Hawaii, Jan. 4-7, 1994, vol. 1, pp. 321–330.

    Google Scholar 

  18. R. Loogheed and L. Tomko, “Robot Guidance Using a Morphological Vision Algorithm,” in Proc. SPIE Conf. on Intelligent Robots and Computer Vision, Sept. 1985.

  19. E.R. Dougherty, An Introduction to Morphological Image Processing, SPIE Optical Engineering Press, 1992.

  20. L. Lucke and C. Chakrabarti, “A Digit Serial Architecture for Gray-Scale Morphological Filtering,” IEEE Trans. on Image Processing, vol. 4, no.3, 1995, pp. 387–391.

    Article  Google Scholar 

  21. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, 2nd ed., Addison-Wesley, 1993.

  22. K.I. Diamantaras, K.H. Zimmermann, and S.Y. Kung, “Integrated Fast Implementation of Mathematical Morphology Operations in Image Processing,” in Proc. ISCAS, May 1990, New Orleans.

  23. I. Pitas and A.N. Venetsanopoulos, “Morphological Shape Decomposition,” IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. 12, 1990, pp. 38–45.

    Article  Google Scholar 

  24. X. Zuang and R.M. Haralick, “Morphological Structuring Element Decomposition,” Computer Vision, Graphics, and Image Processing, vol. 35, 1986, pp. 370–382.

    Article  Google Scholar 

  25. J. Xu, “Decomposition of Convex Polygonal Morphological Structuring Elements into Neighborhood Subsets,” IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. 13, no.2, 1991, pp. 153–162.

    Article  Google Scholar 

  26. “Implementation of an Image Processing Library for the TMS320C80,” Application Note, Literature Number BPRA059, Texas Istruments Europe, July 1997.

  27. C. Basoglu, R. Gove, K. Kojima, and J. O'Donell, “A Single-Chip Processor for Media Applications: The MAP1000,” International Journal of Imaging Systems and Technology, vol. 10, no1, 1999, pp. 96–106.

    Article  Google Scholar 

  28. G. York, R. Managuli, and Y. Kim, “Fast Binary and Gray-Scale Mathematical Morphology on VLIW Mediaprocessors,” SPIE Electronic Imaging, vol. 3645, Jan 1999.

Download references

Author information

Authors and Affiliations

  1. Electronics Laboratory, Department of Electronics and Computer Engineering, Technical University of Crete, Gr-731 00, Chania, Greece

    E.N. Malamas & A.G. Malamos

  2. Telecomunications Laboratory, Department of Electrical and Computer Engineering, National Technical University of Athens, Eroon Polutechniou 9, GR-157 73, Zografou, Athens, Greece

    T.A. Varvarigou

Authors
  1. E.N. Malamas
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. A.G. Malamos
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. T.A. Varvarigou
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

About this article

Cite this article

Malamas, E., Malamos, A. & Varvarigou, T. Fast Implementation of Binary Morphological Operations on Hardware-Efficient Systolic Architectures. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 25, 79–93 (2000). https://doi.org/10.1023/A:1008177620106

Download citation

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1008177620106

Keywords

Search

Navigation