Abstract
In this paper, we study the role of order releases and product mix coordination in a complex manufacturing line with batch processors. We develop a planning methodology for synchronizing production in such manufacturing lines and discuss the decision-making process in the context of a PCB production environment at Northern Telecom's Fiberworld Division. The planning methodology includes developing mathematical programming models for determining a configuration of batch processors, order releases to the shop floor, and daily loading decisions at the batch processors. The optimization models are linked to a simulation model of the shop, which provides key statistics like lead time, work in process, and utilization rates. The objective is to reduce lead time for manufacturing different products in this environment while meeting the demand. We analyze the performance of such a line, study the efficacy of various types of shop floor synchronization policies, and establish the role of batch processors in managing such complex lines effectively. We exhibit how batch processors (which are bottleneck operations) could be scheduled effectively to incorporate the logical constraints that govern their operations and react to variabilities in the manufacturing line.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Ahmadi, J.H., Ahmadi, R.Z., Dasu, S., and Tang, C.S., “Batching and Scheduling Jobs on Batch and Discrete Processors,” Operations Research, Vol. 40, pp. 750–763 (1992).
Akella, R., Rajagopalan, S., and Singh, M.R., “Part Dispatch in Random Yield Multistage Flexible Test Systems for Printed Circuit Boards,” Operations Research, Vol. 40, pp. 776–789 (1992).
Awate, P.G. and Sastry, B.L.N., “Analysis and Decomposition of Transfer and Flow Lines,” Opsearch, Vol. 24, pp. 175–196 (1987).
Buzacott, J.A. and Yao, D.D., “On Queueing Network Models of Flexible Manufacturing Systems,” Queueing Systems, Vol. 1, pp. 5–27 (1986).
Chandra, P. and Gupta, S., “Managing Batch Processors to Reduce Lead Time in a Semiconductor Packaging Line,” Working Paper No. 92–10–13, Faculty of Management, McGill University, Montreal (1992).
Chandru, V., Lee, C.Y., and Uzsoy, R., “Minimizing Total Completion Time on Batch Processing Machines,” International Journal of Production Research, Vol. 31, pp. 2097–2121 (1993).
Conway, R., Maxell, W., McClain, J.O., and Thomas, L.J., “The Role of Work-in-Process Inventory in Serial Production Lines,” Operations Research, Vol. 36, pp. 229–241 (1988).
Dallery, Y. and Gershwin, S.B., “Manufacturing Flow Lines: A Review of Models and Analytical Results,” Technical Report LMP–91–002, Department of Mechanical Engineering, MIT, Cambridge, MA (1991).
Dobson, G. and Nambimadom, R.S., “The Batch Loading and Scheduling Problem,”Working Paper No. QM–92–03, Simon School of Business Administration, University of Rochester, Rochester, NY (1992).
Fowler, J.W., Hogg, G.L., and Phillips, D.T., “Control of Multiproduct Bulk Service Diffusion/Oxidation Processes,” IIE Transactions, Vol. 24, pp. 84–96 (1992).
GAMS/LAMPS Modeling Software, Release 2.25, GAMS Development Corporation, Washington, DC (1993).
Glassey, C.R. and Resende, M.G.C., “Closed-Loop Job Release Control for VLSI Circuit Manufacturing,” IEEE Transactions on Semiconductor Manufacturing, Vol. SM-1, pp. 36–46 (1988).
Glassey, C.R. and Weng, W.W., “Dynamic Batching Heuristic for Simultaneous Processing,” IEEE Transactions on Semiconductor Manufacturing, Vol. SM-4, pp. 77–82 (1991).
GPSS/H Simulation Software, version 3.1, Wolverine Associates, Annendale, VA (1992).
Gurnani, H., Anupindi, R., and Akella, R., “Control of Batch Processing Systems in Semiconductor Wafer Fabrication Facilities,” IEEE Transactions on Semiconductor Manufacturing, Vol. SM-5, pp. 319–328 (1992).
Hsu, L.F., Tapiero, C.S., and Lin, C., “Network of Queues Modelling in Flexible Manufacturing Systems: A Survey,” Recherche Operationnelle, Vol. 27, pp. 201–248 (1993).
Ikura, Y. and Gimple, M., “Scheduling Algorithms for a Single Batch Processing Machine,” Operations Research Letters, Vol. 5, pp. 61–65 (1986).
Karmarkar, U.S., “Lot Sizes, Lead Times and In-Process Inventories,” Management Science, Vol. 33, pp. 409–418 (1987a).
Karmarkar, U.S., “Lot Sizing and Sequencing Delays,” Management Science, Vol. 33, pp. 419–423 (1987b).
Karmarkar, U.S., Kekre, S., and Kekre, S., “Lot Sizing in Multi-Item Multi-Machine Job Shops,” IIE Transactions, Vol. 17, pp. 290–297 (1985a).
Karmarkar, U.S., Kekre, S., Kekre, S., and Freeman, S., “Lot Sizing and Lead Time Performance in a Manufacturing Cell,” Interfaces, Vol. 15, pp. 1–9 (1985b).
Lee, C.Y., Uzsoy, R., and Martin-Vega, L.A., “Efficient Algorithms for Scheduling Semi-Conductor Burn-in Operations,” Operations Research, Vol. 40, pp. 764–775 (1992).
Lin, L. and Cochran, J.K., “Optimization of a Complex Flow Line for Printed Circuit Board Fabrication by Computer Simulation,” Journal of Manufacturing Systems, Vol. 6, pp. 47–57 (1987).
McDowell, E.D. and Randhawa, S.U., “A Simulation-Based Production Planning Support System for Printed Circuit Board Fabrication,” Journal of Manufacturing Systems, Vol. 8, pp. 225–234 (1989).
Uzsoy, R., “Scheduling Batch Processing Machines with Incompatible Job Families,” Research Memorandum No. 94–3, School of Industrial Engineering, Purdue University, West Lafayette, IN (1994).
Wein, L.M., “Scheduling Semiconductor Wafer Fabrication,” IEEE Transactions on Semiconductor Manufacturing, Vol. SM-1, No. 3, pp. 115–130 (1988).
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Bhatnagar, R., Chandra, P., Loulou, R. et al. Order Release and Product Mix Coordination in a Complex PCB Manufacturing Line with Batch Processors. International Journal of Flexible Manufacturing Systems 11, 327–351 (1999). https://doi.org/10.1023/A:1008169312705
Issue Date:
DOI: https://doi.org/10.1023/A:1008169312705