Abstract
In this work we extend the radix-4 CORDIC algorithm to the vectoring mode (the radix-4 CORDIC algorithm was proposed recently by the authors for the rotation mode). The extension to the vectoring mode is not straightforward, since the digit selection function is more complex in the vectoring case than in the rotation case; as in the rotation mode, the scale factor is not constant. Although the radix-4 CORDIC algorithm in vectoring mode has a similar recurrence as the radix-4 division algorithm, there are specific issues concerning the vectoring algorithm that demand dedicated study. We present the digit selection for nonredundant and redundant arithmetic (following two different approaches: arithmetic comparisons and table look-up), the computation and compensation of the scale factor, and the implementation of the algorithm (with both types of digit selection) in a word-serial architecture. When compared with conventional radix-2 (redundant and non-redundant) architectures, the radix-4 algorithms present a significant speed up for angle calculation. For the computation of the magnitude the speed up is very slight, due to the nonconstant scale factor in the radix-4 algorithm.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
J.E Volder, “The CORDIC trigonometric computing technique,” IRE Trans. Elect. Comput., Vol. EC, No.8, pp. 330-334, 1959.
J.S. Walther, “A unified algorithm for elementary functions,” Proc. Spring. Joint Comput. Conf., pp. 379-385, 1971.
Y.H. Hu, “CORDIC-based VLSI architectures for digital signal processing,” IEEE Signal Processing Magazine, No. 7, pp. 16- 35, 1992.
J.R. Cavallaro and F.T. Luk, “Cordic arithmetic for an SVD processor,” Journal of Parallel and Distributed Computing, Vol. 5, pp. 271-290, 1988.
M.D. Ercegovac and T. Lang, “Redundant and on-line Cordic: Application to matrix triangularization and SVD,” IEEE Trans. on Comput., Vol. 39, No.6, pp. 725-740, 1990.
G. Knittel, “Proven-prompt vector normalizer,” Proc. Sixth IEEE International ASIC Conference and Exhibit, USA, pp. 112-115, 1993.
N.D. Hemkumar and J.R. Cavallaro, “Redundant and on-line cordic for unitary transformations,” IEEE Transactions on Computers, Vol. 43, No.8, pp. 941-954, 1994.
E. Antelo, J. Villalba, J.D. Bruguera, and E.L. Zapata, “High performance rotation architectures based on radix-4 cordic algorithm,” IEEE Transactions on Computers, Vol. 46, No.8, pp. 855-870, 1997.
J. Lee and T. Lang, “Constant-factor redundant cordic for angle calculation and rotation,” IEEE Trans. on Compt., Vol. 41, No.8, pp. 1016-1025, 1992.
M. Ercegovac and T. Lang, “Division and square root: Digitrecurrence, algorithms and implementations,” Kluwer Academic Publishers, 1994.
P. Montuschi and L. Ciminiera, “Reducing iteration time when result digit is zero for radix 2 srt-division and square root with redundant remainders,” IEEE Transactions on Computers,Vol. 42, No.2, 1993.
European Silicon Structures, Es2 ecpd10 Library Databook, 1992.
E. Antelo, J.D. Bruguera, J. Villalba, and E.L. Zapata, “Redundant cordic rotator based on parallel prediction,” Proc. IEEE 12th Symposium on Computer Arithmetic (ARITH-12), pp. 172-179, 1995.
R.K. Brayton, R Rudell, A. Sangiovanni-Vicentelli, and A.R. Wang, “Mis: A multiple-level logic optimization system,” IEEE Transactions on Computer-Aided Design, Vol. CAD-6, pp. 1062-1081, 1987.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Villalba, J., Zapata, E., Antelo, E. et al. Radix-4 Vectoring CORDIC Algorithm and Architectures. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 19, 127–147 (1998). https://doi.org/10.1023/A:1008061701575
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1008061701575