Skip to main content
Log in

Experience with Applying Formal Methods to Protocol Specification and System Architecture

  • Published:
Formal Methods in System Design Aims and scope Submit manuscript

Abstract

In the last three years or so we at Enterprise Platforms Group at Intel Corporation have been applying formal methods to various problems that arose during the process of defining platform architectures for Intel's processor families. In this paper we give an overview of some of the problems we have worked on, the results we have obtained, and the lessons we have learned. The last topic is addressed mainly from the perspective of platform architects.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. PCI ExpressTM web site: www.pcisig.com/specifications/pci_express.

  2. F. Briggs, M. Cekleov, K. Creta, M. Khare, S. Kulick, A. Kumar, L.P. Looi, C. Natarajan, S. Radhakrishnan, and L. Rankin, “Intel 870: A building block for cost-effective, scalable servers,” IEEE Micro, Vol. 22, No. 2, pp. 36–47, 2002.

    Google Scholar 

  3. R.E. Bryant, “Graph-based algorithms for Boolean function manipulation,” IEEE Trans. on Computers, Vol. C-35, No. 8, pp. 677–691, 1986.

    Google Scholar 

  4. F. Corella, R. Shaw, and C. Zhang, “A formal proof of absence of deadlock for any acyclic network of PCI buse,” Hardware Description Languages and Their Applications, Chapman & Hall, pp. 134–156, 1997.

  5. W.J. Dally and C.L. Seitz, “Deadlock-free message routing in multiprocessor interconnection networks,” IEEE Trans. on Computers, Vol. C-36, No. 5, 1987.

  6. M. Haycock and R. Mooney, “A 2.5GB/s bidirectional signaling technology,” Hot Interconnects V, pp. 149–156, 1997.

  7. R.B. Jones, J.W. O'Leary, C.-J.H. Seger, M.D. Aagaard, and T.F. Melham, “Practical formal verification in microprocessor design,” IEEE Design and Test of Computers, Vol. 18, No. 4, pp. 16–25, 2001.

    Google Scholar 

  8. K.L. McMillan, Symbolic Model Checking, Kluwer Academic Publishers, 1993.

  9. K.L. McMillan, “A compositional rule for hardware design refinement,” Computer Aided Verification (CAV'97), in O. Grumberg (Ed.), LNCS 1254, pp. 24–35, 1997.

  10. L.M. Ni and P.K. McKinley, “A survey of wormhole routing techniques in direct networks,” IEEE Computer Magazine, Vol. 26, No. 2, pp. 62–76, 1993.

    Google Scholar 

  11. C.-J.H. Seger and R.E. Bryant, “Formal verification by symbolic evaluation of partially ordered trajectories,” Formal Methods in System Design, Vol. 6, No. 2, pp. 147–190, 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ching-Tsun Chou.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Azimi, M., Chou, CT., Kumar, A. et al. Experience with Applying Formal Methods to Protocol Specification and System Architecture. Formal Methods in System Design 22, 109–116 (2003). https://doi.org/10.1023/A:1022965204416

Download citation

  • Issue Date:

  • DOI: https://doi.org/10.1023/A:1022965204416

Navigation