Journal of Electronic Testing

, Volume 16, Issue 5, pp 553–566 | Cite as

A Non-Scan Approach to DFT for Controllers Achieving 100% Fault Efficiency

  • Satoshi Ohtake
  • Toshimitsu Masuzawa
  • Hideo Fujiwara
Article

Abstract

This paper presents a non-scan design-for-testability method for controllers that are synthesized from FSMs (Finite State Machines). The proposed method can achieve complete fault efficiency: test patterns for a combinational circuit of a controller are applied to the controller using state transitions of the FSM. In the proposed method, at-speed test application can be performed and the test application time is shorter than previous methods. Moreover, experimental results show the area overhead is low.

non-scan design for testability complete fault efficiency controllers at-speed test 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    H. Fujiwara, Logic Testing and Design for Testability, The MIT Press, 1985.Google Scholar
  2. 2.
    P.C. Maxwell, R.C. Aitken, V. Johansen, and I. Chiang, “The Effect of Different Test Sets on Quality Level Prediction: When is 80% Better than 90%?,” Proc. of International Test Conference, 1991, pp. 358-364.Google Scholar
  3. 3.
    V. Chickermane, E.M. Rudnick, P. Banerjee, and J.H. Patel, “Non-Scan Design-For-Testability Techniques for Sequential Circuits,” Proc. of 30th ACM/IEEE Design Automation Conference, 1993, pp. 236-241, 1993.Google Scholar
  4. 4.
    H. Fujiwara, Y. Nagao, T. Sasao, and K. Kinoshita, “Easily Testable Sequential Machines with Extra Inputs,” IEEE Transaction on Computers, Vol. c-24, No. 8, pp. 821-826, 1975.Google Scholar
  5. 5.
    S.M. Reddy and R. Dandapani, “Scan Design Using Standard Flip-Flops,” IEEE Design and Test of Computers, Vol. 4, No. 1, pp. 52-54, 1987.Google Scholar
  6. 6.
    V.D. Agrawal and K.-T. Cheng, “Finite State Machine Synthesis with Embedded Test Function,” Journal of Electronic Testing: Theory and Applications, Vol. 1, pp. 221-228, 1990.Google Scholar
  7. 7.
    S. Kanjilal, S.T. Chakradhar, and V.D. Agrawal, “Test Function Embedding Algorithms with Application Interconnected Finite State Machines,” IEEE Transaction on Computer-Aided-Design, Vol. 14, No. 9, pp. 1115-1127, 1995.Google Scholar
  8. 8.
    S.T. Chakradhar, S. Kanjilal, and V.D. Agrawal, “Finite State Machine Synthesis with Fault Tolerant Test Function,” Journal of Electronic Testing: Theory and Applications, Vol. 4, pp. 57-69, 1993.Google Scholar
  9. 9.
    I. Pomeranz and S.M. Reddy, “Design and Synthesis for Testability of Synchronous Sequential Circuits Based on Strong-Connectivity,” Proc. of International Symposium on Fault-Tolerant Computing, 1993, pp. 492-501.Google Scholar
  10. 10.
    D. Xiang, S. Venkataraman, W.K. Fuchs, and J.H. Patel, “Partial Scan Design Based on State Information,” Proc. of Design Automation Conference, 1996, pp. 807-812.Google Scholar
  11. 11.
    D. Xiang and J.H. Patel, “A Global Algorithm for the Partial Scan Design Problem Using Circuit State Information,” Proc. of International Test Conference, 1996, pp. 548-557.Google Scholar
  12. 12.
    V. Boppana and W.K. Fuchs, “Partial Scan Design Based on State Transition Modeling,” Proc. of International Test Conference, 1996, pp. 538-547.Google Scholar
  13. 13.
    E.M. Sentovich et al., “SIS: A System for Sequential Circuit Synthesis,” Technical Report UCB/ERL-M92/41, University of California, Berkeley, 1992.Google Scholar
  14. 14.
    H. Fujiwara and A. Yamamoto, “Parity-Scan Design to Reduce the Cost of Test Application,” IEEE Transaction on Computer-Aided-Design, Vol. 12, No. 10, pp. 1604-1611, 1993.Google Scholar
  15. 15.
    M. Abramovici, K.B. Rajan, and D.T. Miller, “FREEZE!: A New Approach for Testing Sequential Circuits,” Proc. of Design Automation Conference, 1992, pp. 22-25.Google Scholar
  16. 16.
    M.R. Garey and D.S. Johnson, Computer and Intractability, W.H. Freeman and Company, 1979.Google Scholar
  17. 17.
    S. Yang, “Logic Synthesis and Optimization Benchmarks User Guide,” Technical Report 1991-IWLS-UG-Saeyang, Microelectronics Center of North Carolina, 1991.Google Scholar

Copyright information

© Kluwer Academic Publishers 2000

Authors and Affiliations

  • Satoshi Ohtake
  • Toshimitsu Masuzawa
  • Hideo Fujiwara

There are no affiliations available

Personalised recommendations