The Journal of Supercomputing

, Volume 30, Issue 3, pp 283–301 | Cite as

A Methodology to Implement Real-Time Applications onto Reconfigurable Circuits

  • Linda Kaouane
  • Mohamed Akil
  • Thierry Grandpierre
  • Yves Sorel


This paper presents an extension of the AAA rapid prototyping methodology for the optimized implementation of real-time applications onto reconfigurable circuits. This extension is based on an unified model of factorized data dependence graphs as well to specify the application algorihtm, as to deduce the possible implementations onto reconfigurable hardware. This is formalized in terms of graphs transformations. This seamless transformation flow has been implemented in a CAD software tool called SynDEx-IC.

rapid prototyping circuit synthesis graph transformations optimizations heuristics reconfigurable circuits FPGA 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    A. F. Dias, M. Akil, Y. Sorel, and C. Lavarenne. Vers la synthèse automatique de circuits ‡ partir de graphes algorithmiques factorisés. Conf. AAA'2000, Inria Rocquencourt, Janvier 2000.Google Scholar
  2. 2.
    A. F. Dias, C. Lavarenne, M. Akil, and Y. Sorel. Optimized implementation of real-time image processing algorithms on field programmable gate arrays. In Proc. of the 4th Intl. Conference on Signal Processing, Beijing, Oct. 1998.Google Scholar
  3. 3.
    S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-Vincentelli. Design of embedded systems: Formal models, validation, and synthesis. In Proceedings of IEEe, 85(3), 1997.Google Scholar
  4. 4.
    T. Grandpierre, C. Lavarenne, and Y. Sorel. Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors. CODES'99 7th Intl. Workshop on Hardware/Software Co-Design, Rome, May 1999.Google Scholar
  5. 5.
    T. Grandpierre and Y. Sorel. From algorithm and architecture specifications to automatic generation of distributed real-time executives: A seamless flow of graphs transformations. First ACM& IEEE Intl. Conference on formal methods and models for codesign. MEMOCODE'03, Mont Saint-Michel, France, june 2003.Google Scholar
  6. 6.
    S. Gupta, N. Dutt, R. Gupta, and A. Nicolau. SPARK, high-level synthesis framework for applying parallelizing compiler transformations. Intl. Conf. on VLSI Design, January 2003, Mumbai, India.Google Scholar
  7. 7.
    R. lauwereins, M. Engels, M. Ad, and J. Peperstraete. Grape-II: A system-level prototyping environment for DSP applications. IEEE Computer, 28(2):35–43, 1995.Google Scholar
  8. 8.
    P. Lieverse, P. van detr Wolf, Ed Deprettere, and K. Vissers. A methodology for architecture exploration of heterogeneous signal processing systems. In Proc. 1999 IEEE Worshop on Signal Processing Systems (SiP'99).Google Scholar
  9. 9.
    C. A. Mead and L. A. Conway. Introduction to VLSI Systems. s.l.: Ed. Addison-Wesley, 1980.Google Scholar
  10. 10.
    M. Meerwein, C. Baumgartner, and W. Glauert. Linking codeisgn and reuse in embedded systems design. In Proceeding of the 8 Intl Workshop on Hardware/Software Codesign (CODES/CASHE), San Diego, California, USA, 3–5 May 2000.Google Scholar
  11. 11.
    R. Vodisek, M. Akil, S. Gailhard, and A. Zemva. Automatic Generation of VHDL code for SynDEx v6 software. Electro technical and Computer Science conference, Portoroz, Slovenia, september 2001.Google Scholar

Copyright information

© Kluwer Academic Publishers 2004

Authors and Affiliations

  • Linda Kaouane
    • 1
  • Mohamed Akil
    • 1
  • Thierry Grandpierre
    • 1
  • Yves Sorel
    • 1
  1. 1.Groupe ESIEE–Laboratoire A2SI, BP 99 - 93162 Noisy-le-Grand, Equipe BIOSEMESIEE & Université Paris12France

Personalised recommendations