The Journal of Supercomputing

, Volume 26, Issue 2, pp 167–184 | Cite as

PACT XPP—A Self-Reconfigurable Data Processing Architecture

  • V. Baumgarte
  • G. Ehlers
  • F. May
  • A. Nückel
  • M. Vorbach
  • M. Weinhardt


The eXtreme Processing Platform (XPPTM) is a new runtime-reconfigurable data processing architecture. It is based on a hierarchical array of coarsegrain, adaptive computing elements, and a packet-oriented communication network. The strength of the XPPTM technology originates from the combination of array processing with unique, powerful run-time reconfiguration mechanisms. Parts of the array can be configured rapidly in parallel while neighboring computing elements are processing data. Reconfiguration is triggered externally or even by special event signals originating within the array, enabling self-reconfiguring designs. The XPPTM architecture is designed to support different types of parallelism: pipelining, instruction level, data flow, and task level parallelism. Therefore this technology is well suited for applications in multimedia, telecommunications, simulation, signal processing (DSP), graphics, and similar stream-based application domains. The anticipated peak performance of the first commercial device running at 150MHz is estimated to be 57.6 GigaOps/sec, with a peak I/O bandwidth of several GByte/sec. Simulated applications achieve up to 43.5 GigaOps/sec (32-bit fixed point).

reconfigurable processor adaptive computing run-time reconfiguration partial reconfiguration XPP 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    V. Baumgarte, F. May, A. Nückel, M. Vorbach, and M. Weinhardt. PACT XPP-A self-reconfigurable data processing architecture. In Proc. International Conference on Engineering of Reconfigurable Systems and Algorithms ERSA '2001, Las Vegas, NV, 2001.Google Scholar
  2. 2.
    T. J. Callahan, J. R. Hauser, and J. Wawrzynek. The garp architecture and C compiler. IEEE Computer 33(4):62–69, 2000.Google Scholar
  3. 3.
    J. M. P. Cardoso and M. Weinhardt. XPP-VC: A C compiler with temporal partitioning for the PACT-XPP architecture. In Proc. Field-Programmable Logic and Applications; 12th International Conference. Springer-Verlag, 2002.Google Scholar
  4. 4.
    C. Ebeling, D. C. Cronquist, and P. Franklin. RaPiD-reconfigurable pipelined datapath. In Proc. Field-Programmable Logic and Applications; 6th International Workshop, Springer-Verlag, 1996.Google Scholar
  5. 5.
    R. Hartenstein, R. Kress, and H. Reinig. A new FPGA architecture for word-oriented datapaths. In Proc. Field-Programmable Logic; 4th International Workshop, Springer-Verlag, 1994.Google Scholar
  6. 6.
    J. R. Hauser and J. Wawrzynek. Garp: A MIPS processor with a reconfigurable coprocessor. In Proc. FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1997.Google Scholar
  7. 7.
    M.-H. Lee, H. Singh, G. Lu, N. Bagherzadeh, and F. J. Kurdahi. Design and implementation of the morphoSys reconfigurable computing processor. Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology, March 2000.Google Scholar
  8. 8.
    T. Miyamori and K. Olukotun. A quantitative analysis of reconfigurable coprocessors for multimedia applications. In Proc. FPGAs for Custom Computing Machines, IEEE Computer Society Press, 1998.Google Scholar
  9. 9.
    PACT Informationstechnologie GmbH: 1998a, 'WO 98/26356'. Patent.Google Scholar
  10. 10.
    PACT Informationstechnologie GmbH: 1998b, 'WO 98/29952'. Patent.Google Scholar
  11. 11.
    PACT Informationstechnologie GmbH: 1998c, 'WO 98/35299'. Patent.Google Scholar
  12. 12.
    PACT Informationstechnologie GmbH: 1999, 'WO 99/44120'. Patent.Google Scholar
  13. 13.
    PACT Informationstechnologie GmbH: 2001a, 'NML Language Reference Manual'.Google Scholar
  14. 14.
    PACT Informationstechnologie GmbH: 2001b, XDS User Manual: Using the Mapper, the Simulator, and the Visualizer.Google Scholar
  15. 15.
    PACT Informationstechnologie GmbH: 2001c, XPP Technology White Paper. Scholar
  16. 16.
    B. Salefski and L. Caglar. Re-configurable computing in wireless. In Proc. 38th Design Automation Conference, Las Vegas, NV, 2001.Google Scholar
  17. 17.
    R. R. Vemuri and R. E. Harr (eds.) IEEE Computer Special Issue on Configurable Computing, IEEE Computer Society Press, April 2000.Google Scholar
  18. 18.
    E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, and P. Finch. Baring it all to software: Raw machines. IEEE Computer, 30(9):86–93, 1997.Google Scholar
  19. 19.
    M. Weinhardt and W. Luk. Pipeline vectorization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(2), 2001.Google Scholar

Copyright information

© Kluwer Academic Publishers 2003

Authors and Affiliations

  • V. Baumgarte
    • 1
  • G. Ehlers
    • 1
  • F. May
    • 1
  • A. Nückel
    • 1
  • M. Vorbach
    • 1
  • M. Weinhardt
    • 1
  1. 1.PACT Informationstechnologie AGMünchenGermany

Personalised recommendations