Journal of Electronic Testing

, Volume 19, Issue 1, pp 73–82 | Cite as

Design Error Diagnosis with Re-Synthesis in Combinational Circuits

  • Raimund Ubar

Abstract

A new approach is proposed for removing design errors from digital circuits, which does not use any error model. Based on a diagnostic pre-analysis of the circuit, a subcircuit suspected to be erroneous is extracted. Opposite to other known works, re-synthesis of the subcircuit need not be applied to the whole function of the erroneous internal signal in terms of primary inputs, it may stop at arbitrary nodes inside the circuit. As the subcircuits to be redesigned are kept as small as possible, the speed of the whole procedure of diagnosis and re-synthesis can be significantly increased. A formal algorithm is proposed for the whole procedure. Experimental data show the efficiency of the diagnostic pre-analysis.

design error diagnosis fault simulation test generation 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    M. Abramovici, M.A. Breuer, and A.D. Friedman, Digital Systems Testing and Testable Designs, Piscataway, New Jersey: IEEE Press, 1995.Google Scholar
  2. 2.
    D. Brand, A. Drumm, S. Kundu, and P. Narrain, “Incremental Synthesis,” in Proceedings of ICCAD, 1994, pp. 14-18.Google Scholar
  3. 3.
    R.E. Bryant, “Graph-Based Algorithm for Boolean Function Manipulation,” in Proceedings of ICCAD, 1989, pp. 316-319.Google Scholar
  4. 4.
    P.Y. Chung, Y.M. Wang, and I.N. Hajj, “Diagnosis and Correction of Logic Design Errors in Digital Circuits,” in ACM/IEEE Design Automation Conference, 1993, pp. 503-508.Google Scholar
  5. 5.
    D.W. Hoffmann and T. Kropf, “Automatic Error Correction of Large Circuits Using Boolean Decomposition and Abstraction,” in Proc. of CHARME, 1999.Google Scholar
  6. 6.
    S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, “Error Correction Based on Verification Techniques,” in ACM/IEEE Design Automation Conference, 1996, pp. 258-261.Google Scholar
  7. 7.
    S.-Y. Huang, K.-C. Chen, and K.-T. Cheng, “Incremental Logic Rectification,” in Proc. of VLSI Test Symposium, 1997, pp. 134-139.Google Scholar
  8. 8.
    C.-C. Lin, K.-C. Chen, S.-C. Chang, M. Marek-Sadowska, and K.-T. Cheng, “Logic Synthesis for Engineering Change,” in ACM/IEEE Design Automation Conference, 1995, pp. 647-652.Google Scholar
  9. 9.
    J.C. Madre, O.Coudert, and J.P. Billon, “Automating the Diagnosis and the Rectification of the Design Errors with PRIAM,” in Proceedings of ICCAD, 1989, pp. 30-33.Google Scholar
  10. 10.
    I. Pomeranz and S.M. Reddy, “On Error Correcting in Macro-Based Circuits,” in Proceedings of ICCAD, 1994, pp. 568-575.Google Scholar
  11. 11.
    J. Raik and R. Ubar, “Feasibility of Structurally Synthesized BDD Models for Test Generation,” in Proc. of the IEEE European TestWorkshop, Barcelona, May 27-29, 1998, pp. 145-146.Google Scholar
  12. 12.
    R. Ubar and D. Borrione, “Design Error Diagnosis in Digital Circuits Without Error Model,” in VLSI: Systems on Chip, Kluwer Academic Publishers: Boston, Dordrecht, London, 1999, pp. 281-292.Google Scholar
  13. 13.
    R. Ubar and D. Borrione, “Single Gate Design Error Diagnosis in Combinational Circuits,” in Proc. Estonian Acad. Sci. Engng., vol. 5, no. 1, pp. 3-21, 1999.Google Scholar
  14. 14.
    A.M. Wahba and D. Borrione, “A Method for Automatic Design Error Location and Correction in Combinational Logic Circuits,” J. Electronic Testing: Theory and Applications, vol. 8, pp. 113-127, 1996.Google Scholar
  15. 15.
    A.M. Wahba and D. Borrione, “Connection Error Location in Combinational Circuits,” in Proc. European Design&Test Conference, Paris, March 17-20, 1997, pp. 235-241.Google Scholar
  16. 16.
    U. Watanabe and R.K. Brayton, “Incremental Synthesis for Engineering Change,” in Proceedings of ICCAD, 1991, pp. 40-43.Google Scholar

Copyright information

© Kluwer Academic Publishers 2003

Authors and Affiliations

  • Raimund Ubar
    • 1
  1. 1.Tallinn Technical UniversityEstonia

Personalised recommendations