The Journal of Supercomputing

, Volume 19, Issue 1, pp 7–22 | Cite as

Formally Analyzed Dynamic Synthesis of Hardware

  • Kong Woei Susanto
  • Tom Melham


Dynamic hardware reconfiguration based on run-time system specialization is viable with FPGAs. The research challenge for formal verification is to help ensure the correctness of dynamically generated hardware. In this paper, the approach is to verify a specialization synthesis algorithm used to reconfigure FPGA designs at run-time. The verification approach is based on a deep embedding of a language for netlist and the relational hardware modeling style.

formal verification theorem proving partial evaluation FPGAs dynamic hardware reconfiguration 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    R. Boulton, A. Gordon, M. Gordon, J. Harrison, J. Herbert, and J. Van Tassel. Experience with Embedding Hardware Description Languages in HOL. In V. Stavridou, T. F. Melham, and R. T. Boute, eds., Theorem Provers in Circuit Design: Theory, Practice and Experience, pp. 129-156, North-Holland, 1992.Google Scholar
  2. 2.
    J. Burns, A. Donlin, J. Hogg, S. Singh, and M. de Wit. ‘A Dynamic Reconfiguration Run-Time System’ In IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, April 1997: Preliminary Proceedings, pp. 82-91.Google Scholar
  3. 3.
    Consel and O. Danvy. Tutorial Notes on Partial Evaluation. In ACM Symposium on Principles of Programming languages, 1993, pp. 493-501.Google Scholar
  4. 4.
    P. W. Foulk. ‘Data-folding in SRAM configurable FPGAs’, In IEEE Workshop on FPGAs for Custom Computing Machines, Napa, California, April 1993, pp. 163-171.Google Scholar
  5. 5.
    P. Hudak, J. Fasel, and J. Peterson. A gentle introduction to Haskell. Technical Report YALEU/DCS/RR-901, Yale University, May 1996.Google Scholar
  6. 6.
    T. Kropf, Introduction to Formal Hardware Verification, Springer-Verlag, 1999.Google Scholar
  7. 7.
    W. Luk, N. Shirazi, S. R. Guo, and P. Y. K. Cheung. Compilation Tools for Run-Time Reconfigurable Designs. In K. L. Pocek and J. M. Arnold, eds., IEEE Symposium on FPGAs for Custom Computing Machines 97, IEEE Computer Society Press, 1997.Google Scholar
  8. 8.
    N. D. Jones, C. K. Gomard, and P. Sestoft. Partial Evaluation and Automatic Program Generation. Prentice Hall International, 1993.Google Scholar
  9. 9.
    N. McKay and S. Singh. Debugging Techniques for Dynamically Reconfigurable Hardware. In K. L. Pocek and J. M. Arnold, eds., IEEE Symposium on FPGAs for Custom Computing Machines: April 21–23, 1999, Napa Valley, California: Proceedings, IEEE Computer Society, 1999.Google Scholar
  10. 10.
    T. F. Melham, Higher Order Logic and Hardware Verification, Cambridge University Press, 1993.Google Scholar
  11. 11.
    S. Singh, J. Hogg, and D. McAuley. Expressing Dynamic Reconfiguration by Partial Evaluation. In Kenneth L. Pocek and Jeffrey Arnold, eds., IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, April 1996: Proceedings. IEEE Computer Society Press, 1996, pp. 188-194.Google Scholar
  12. 12.
    M. Srivas, H. Rue?, and D. Cyrluk. Hardware Verification using PVS. In Thomas Kropf, ed., Formal Hardware Verification Methods and Systems in Comparison, pp. 156-205. July 1997, Springer Verlag LNCS 1287.Google Scholar
  13. 13.
    M. J. Wirthlin and B. L. Hutchings. Improving Functional Density Through Run-Time Constant Propagation. In ACM fifth international symposium on Field-programmable gate arrays, February 1997, Monterey, California, pp. 86-92.Google Scholar
  14. 14.
    Xilinx. XC6200 FPGA Family Data Sheet. Xilinx Inc., 1995.Google Scholar

Copyright information

© Kluwer Academic Publishers 2001

Authors and Affiliations

  • Kong Woei Susanto
    • 1
  • Tom Melham
    • 1
  1. 1.Department of Computing ScienceUniversity of GlasgowUkraine

Personalised recommendations