Advertisement

Journal of Electronic Testing

, Volume 13, Issue 1, pp 61–66 | Cite as

A Totally Self-Checking 1-out-of-3 Code Error Indicator

  • A. Paschalis
  • N. Gaitanis
  • D. Gizopoulos
  • P. Kostarakis
Article

Abstract

In this paper, an asynchronous TSC 1-out-of-3 (1/3) code error indicator is introduced that memorizes erroneous 1/3 code inputs 000, 011, 101, 110, 111 with time duration greater than a discrimination time T. Such an error indicator is used to discriminate transient erroneous 1/3 code inputs from real ones as well as to detect faults that cause logical errors and delay faults (short or long) altering the circuit delay outside its specified limits (upper or lower bounds) without causing logical errors. To our knowledge, this error indicator is the first TSC 1/3 code error indicator proposed in the open literature.

totally self checking circuits 1-out-of-3 code error indicator 

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    D.A. Anderson, “Design of Self-Checking Digital Networks using Coding Techniques,” Coordinated Science Lab., Rep. R-527, Univ. of Illinois, Oct. 1971.Google Scholar
  2. 2.
    F. Wakerly, Error Detecting Codes, Self-Checking Circuits and Applications, Elsevier, North-Holland, Amsterdam, the Netherlands, 1978.Google Scholar
  3. 3.
    P. Franco and E.J. McCluskey, “On-Line Delay Testing of Digital Circuits,” Proc. of the 12th IEEE VLSI Test Symposium, April 1994, pp. 167–173.Google Scholar
  4. 4.
    N. Gaitanis, D. Gizopoulos, A. Paschalis, and P. Kostarakis, “An Asynchronous Totally Self-Checking Two-Rail Code Error Indicator,” Proc. 14th IEEE VLSI Test Symposium, May 1996, pp. 151–156.Google Scholar
  5. 5.
    A. Paschalis, D. Gizopoulos, and N. Gaitanis, “Concurrent Delay Testing in Totally Self-Checking Systems,” Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 12, Nos. 1/2, pp. 55–61, Feb./April 1998.Google Scholar
  6. 6.
    S.M. Reddy, “A Note on Self-Checking Checkers,” IEEE Trans. Comput., Vol. 23, pp. 1100–1102, Oct. 1974.Google Scholar
  7. 7.
    R. David, “A Totally Self-Checking 1/3 Checker,” IEEE Trans. Comput., Vol. 27, pp. 570–572, June 1978.Google Scholar
  8. 8.
    P. Golan, “Design of Totally Self-Checking Checker for 1/3 Code,” IEEE Trans. Comput., Vol. 33, p. 285, March 1984.Google Scholar
  9. 9.
    A.M. Paschalis, C. Efstathiou, and C. Halatsis, “An Efficient TSC 1/3 Code Checker,” IEEE Trans. Comput., Vol. 39, pp. 407– 411, March 1990.Google Scholar
  10. 10.
    D.L. Tao, P.K. Lala, and C.R.P. Hartmann, “A MOS implementation of Totally Self-Checking Checker for the 1/3 Code,” IEEE Trans. Comput., Vol. 23, pp. 875–877, June 1988.Google Scholar
  11. 11.
    J. Lo and S. Thanawastien, “On the Design of Combinational Totally Self-Checking 1/3 Code Checkers,” IEEE Trans. Comput., Vol. 39, pp. 387–393, March 1990.Google Scholar
  12. 12.
    K. Hirabayashi, “Self-Checking CMOS Circuits using Pass-Transistor Logic,” Journal of Electronic Testing: Theory and Application (JETTA), Vol. 2, pp. 205–208, June 1991.Google Scholar
  13. 13.
    C. Metra, M. Favalli, P. Olivo, and B. Ricco, “A highly testable 1/3 CMOS Checker,” Proc. IEEE Int. Workshop on Defect and Fault Tolerance in VLSI Systems, 1993, pp. 279–286.Google Scholar
  14. 14.
    C. Metra, M. Favalli, and B. Ricco, “Novel 1-out-of-n CMOS Checker,” Electronics Letters, Vol. 30, No. 17, pp. 1398–1400, Aug. 1994.Google Scholar
  15. 15.
    S.D. Millman and E.J. McCluskey, “Bridging, Transition, and Stuck-Open Faults in Self-Testing CMOS Checkers,” Proc. 21th Fault Tolerant Computing Symposium, 1991, pp. 154–161.Google Scholar
  16. 16.
    J.C. Lo, “A Novel Area-Time Efficient Static CMOS Totally Self-Checking Comparator,” IEEE Journal of Solid-State Circuits, Vol. 28, No. 2, pp. 165–168, Feb. 1993.Google Scholar
  17. 17.
    VLSI Technology INC, “1.0 Micron CMOS VSC370 Portable Library”, Rev. 2, 1991.Google Scholar
  18. 18.
    W.K.C. Lam and R.K. Brayton, Timed Boolean Functions: A Unified Formalism for Exact Timing Analysis, Kluwer Academic Publishers, 1994.Google Scholar

Copyright information

© Kluwer Academic Publishers 1998

Authors and Affiliations

  • A. Paschalis
    • 1
  • N. Gaitanis
    • 1
  • D. Gizopoulos
    • 1
  • P. Kostarakis
    • 1
  1. 1.Institute of Informatics and TelecommunicationsNCSR “Demokritos”AthensGreece

Personalised recommendations