Journal of Electronic Testing

, Volume 13, Issue 1, pp 29–40 | Cite as

On-Line Error Detection for Bit-Serial Multipliers in GF(2m)

  • Sebastian Fenn
  • Michael Gossel
  • Mohammed Benaissa
  • David Taylor


In this paper error detection is applied to four finite field bit-serial multipliers. It is shown that by using parity prediction, on-line error detection can be incorporated into these multipliers with very low hardware overheads. These hardware overheads are generally independent of m and comprise only a handful of gates, so for large values of m these overheads are particularly low. The fault coverage of the presented structures has been investigated by simulation experiment and shown to range between 90% and 94.3%.

finite fields multipliers parity checking on-line error detection 


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    R.L. Rivest, A. Shamir, and L.A. Adleman, “A Method for Obtaining Digital Signatures and Public Key Cryptosystems,” Comm. ACM, Vol. 21, pp. 120–126, Feb. 1978.Google Scholar
  2. 2.
    F.J. MacWilliams and N.J.A. Sloane, The Theory of Error-Correcting Codes, North-Holland, New York, 1977.Google Scholar
  3. 3.
    E.R. Berlekamp, “Bit-Serial Reed-Solomon Encoders,” IEEE Trans. on Info. Theory, Vol. 28, pp. 869–874, Nov. 1982.Google Scholar
  4. 4.
    J.L. Massey and J.K. Omura, “Computational Method and Apparatus for Finite Field Arithmetic,” European. Patent, App. No. 81110018.9, June 1983.Google Scholar
  5. 5.
    S.T.J. Fenn, M.G. Parker, M. Benaissa, and D. Taylor, “Bit-Serial Multiplication in GF(2m) Using Irreducible All One Polynomials,” IEE Proc. Computers and Digital Techniques, Vol. 144, pp. 391–393, Nov. 1997.Google Scholar
  6. 6.
    S.T.J. Fenn, M. Benaissa, and D. Taylor, “Multiplication and Division in GF(2m) over the Dual Basis,” IEEE Trans. Comp., Vol. 45, No. 3, pp. 319–327, March 1996.Google Scholar
  7. 7.
    E.D. Mastrovito, “VLSI Design for Multiplication over Finite Fields GF(2m),” LNCS-357, Proc. AAECC-6, Rome, Italy, Springer-Verlag, July 1988, pp. 297–309.Google Scholar
  8. 8.
    M. Morii, M. Kasahara, and D.L. Whiting, “Efficient Bit-Serial Multiplication and the Discrete-Time Wiener-Hopft Equation over Finite Fields,” IEEE Trans. Info. Theory, Vol. 35, pp. 1177–1183, Nov. 1989.Google Scholar
  9. 9.
    M. Wang and I.F. Blake, “Bit-Serial Multiplication in Finite Fields,” SIAM J. Discrete Maths., Vol. 3, pp. 140–148, Feb. 1990.Google Scholar
  10. 10.
    F. Sellers, M. Hsiao, and L. Bearnson, Error Detecting Logic for Digital Computers, McGraw-Hill, New York, 1968.Google Scholar
  11. 11.
    T.R.N. Rao and E. Fujiwara, Error Control Coding for Computer Systems, Prentice Hall, New York, 1989.Google Scholar
  12. 12.
    M. Gössel and S. Graf, Error Detection Circuits, McGraw-Hill, London, New York, 1993.Google Scholar
  13. 13.
    D.K. Pradhan, Fault-Tolerant Computer System Design, Prentice Hall, Upper Saddle River, New Jersey, 1996.Google Scholar
  14. 14.
    S.K. Gupta and D.K. Pradhan, “Can Concurrent Checkers Help BIST?” Proc. Intl. Test Conference, 1992, pp. 140–150.Google Scholar
  15. 15.
    E.S. Sogomonyan, “Concurrent Error-Detection Circuit Evaluation,” Report Max-Planck-Society, University of Potsdam, MPII–94–605, Sept. 1994.Google Scholar
  16. 16.
    Vl.V. Saposhnikov, A. Dmitriev, M. Gössel, and V.V. Saposhnikov, “Self-Dual Parity Checking—A New Method for On-Line Testing,” Proc. 14th IEEE VLSI Test Symposium, Princeton, New Jersey, USA, May 1996, pp. 162–168.Google Scholar
  17. 17.
    M. Gössel and E.S. Sogomonyan, “A Parity-Preserving Multi-Input Signature Analyzer and Its Application for Concurrent Checking and BIST,” Journal of Electronic Testing: Theory and Applications, Vol. 8, pp. 165–177, 1996.Google Scholar
  18. 18.
    H. Fujiwara and A. Yamamoto, “Parity-Scan Design to Reduce the Cost of Test Application,” Proc. Intl. Test Conference, 1992, pp. 283–292.Google Scholar
  19. 19.
    R.C. Mullin, I.M. Onyszchuk, S.A. Vanstone, and R.M. Wilson, “Optimal Normal Bases in GF(p n ),” Discrete Applied Maths., pp. 142–169, 1988/89.Google Scholar
  20. 20.
    R. Lidl and H. Niederreiter, An Introduction to Finite Fields and Their Applications, Cambridge University Press, Cambridge, 1986.Google Scholar
  21. 21.
    T. Itoh and S. Tsujii, “Structure of Parallel Multipliers for a Class of Fields GF(2m),” Information and Computation, Vol. 83, pp. 21–40, 1989.Google Scholar
  22. 22.
    M.A. Hasan, M.Z. Wang, and V.K. Bhargava, “Modular Construction of Low Complexity Parallel Multipliers for a Class of Finite Fields GF(2m),” IEEE Trans. Comp., Vol. 41, pp. 962–971, Aug. 1992.Google Scholar
  23. 23.
    M.A. Hasan, M.Z. Wang, and V.K. Bhargava, “A Modified Massey-Omura Parallel Multiplier for a Class of Finite Fields,” IEEE Trans. Comp., Vol. 42, pp. 1278–1280, Oct. 1993.Google Scholar

Copyright information

© Kluwer Academic Publishers 1998

Authors and Affiliations

  • Sebastian Fenn
    • 1
  • Michael Gossel
    • 2
  • Mohammed Benaissa
    • 3
  • David Taylor
    • 3
  1. 1.Department of Electronic and Electrical EngineeringThe University of HuddersfieldQueensgate, Huddersfield, West YorkshireUK
  2. 2.Fault Tolerant Computing GroupThe University of PotsdamPotsdamGermany
  3. 3.Department of Electronic and Electrical EngineeringThe University of HuddersfieldQueensgate, Huddersfield, West YorkshireUK

Personalised recommendations