Abstract
This work investigates the performance of strained Si on insulator as potential material for forced stacked multi-threshold FinFET based inverter considering its ultra low-power applications. Using the calibrated exhaustive 3D-TCAD mixed-mode simulation a comparative analysis of conventional and forced stack FinFET based inverters has been performed. The static and dynamic characteristics have been compared with conventional and forced stacked FinFET based inverter. The leakage in standby mode can be reduced through well-defined stack and multi-threshold (VTH) transistors. Channel doping is optimized to get higher VTH devices. To improve the speed of circuits FinFETs are designed on strained Silicon on Insulator (sSOI) wafer. Uniform uniaxial tensile stress in sSOI gives the advantage of high ON current in n-FinFETs. It is observed that using strained FinFETs the maximum delay is reduced below 10 ps and using multi VTH forced stack technique the leakage power is reduced. Hence, forced stack technique based FinFET can evolve as a potential candidate for the future ultra-low power device applications.
Similar content being viewed by others
References
S.G. Narendra, A. Chandrakasan, Leakage in Nanometer Technologies (Springer, New York, 2006)
T. Skotnicki, J.A. Hutchby, T.-J. King, H.S.P. Wong, F. Boeuf, IEEE Circuits Devices Mag. 21(1), 16–26 (2005)
G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, E.-C. Kan, IEEE Trans. Electron Devices 49(8), 1411–1419 (2002)
Y. Li, C.-H. Hwang, IEEE Trans. Electron Devices 54(12), 3426–3429 (2007)
W. Xiong, C. Cleavelin, P. Kohli, C. Huffman, T. Schulz, K. Schruefer, G. Gebara, K. Mathews, P. Patruno, Y.-M. Le Vaillant, I. Cayrefourcq, M. Kennard, C. Mazure, K. Shin, T.-J. Liu, IEEE Electron Device Lett. 27(7), 612–614 (2006)
Y. Jiang, T. Liow, N. Singh, L. Tan, G. Lo, D. Chan, D. Kwong, Symposium on VLSI Technology (2008), pp. 34–35
E. Ungersboeck, V. Sverdlov, H. Kosina, S. Selberherr, 8th International Conference on Solid-State and Integrated Circuit Technology (2006), pp. 124-127
J.-S. Lim, S. Thompson, J. Fossum, IEEE Electron Device Lett. 25(11), 731–733 (2004)
T. Mizuno, S. Takagi, N. Sugiyama, H. Satake, A. Kurobe, A. Toriumi, IEEE Electron Device Lett. 21(5), 230–232 (2000)
S.E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. Mcintyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, Y. El-Mansy, IEEE Trans. Electron Devices 51(11), 1790–1797 (2004)
N. Collaert, A.D. Keersgieter, K.G. Anil, R. Rooyackers, G. Eneman, M. Goodwin, B. Eyckens, E. Sleeckx, J.F. de Marneffe, K.D. Meyer, P. Absil, M. Jurczak, S. Biesemans, IEEE Electron Device Lett. 26(11), 820–822 (2005)
C. Auth, A. Cappellani, J. S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, N. Rahhal-orabi, P. Ranade, J. Sandford, L. Shifren, V. Souw, K. Tone, F. Tambwe, A. Thompson, D. Towner, T. Troeger, P. Vandervoorn, C. Wallace, J. Wiedemer, C. Wiegand, Symposium on VLSI Technology (2008), pp. 128–129
K. Maitra, A. Khakifirooz, P. Kulkarni, V.S. Basker, J. Faltermeier, H. Jagannathan, H. Adhikari, C.C. Yeh, N.R. Klymko, K. Saenger, T. Standaert, R.J. Miller, B. Doris, V.K. Paruchuri, D. McHerron, J. ONeil, E. Leobundung, H. Bu, IEEE Electron Device Lett. 32(6), 713–715 (2011)
S. Narendra, V. De, S. Borkar, D.A. Antoniadis, A.P. Chandrakasan, IEEE J. Solid State Circuits 39(3), 501–510 (2004)
S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, J. Yamada, IEEE J. Solid State Circuits 30(8), 847–854 (1995)
D. Baccarin, D. Esseni, M. Alioto, IEEE Trans. Very Large Scale Integr. VLSI Syst. 20(8), 1467–1472 (2012)
C.H. Lin, R. Kambhampati, R.J. Miller, T.B. Hook, A. Bryant, W. Haensch, P. Oldiges, I. Lauer, T. Yamashita, V. Basker, T. Standaert, K. Rim, E. Leobandung, H. Bu, M. Khare, Symposium on VLSI Technology (2012), pp. 15–16
Sentaurus Process User Guide, Version I-2013.12, Synopsys Co., Mountain View, CA. (2013)
Sentaurus Device User Guide, Version I-2013.12, Synopsys Co., Mountain View, CA (2013)
S. Dubey, P.N. Kondekar, Microelectron. Eng. 162, 63–68 (2016)
S. Dubey, P.N. Kondekar, Microelectron. J. 55, 108–115 (2016)
S. Dubey, P.N. Kondekar, IEEE 3rd International Conference on Emerging Electronics (ICEE) (2016), pp. 1–4
S. Dubey, P.N. Kondekar, Superlattices Microstruct. 102, 74–78 (2017)
S. Singh, P.N. Kondekar, J. Comput. Electron. 16(3), 685–695 (2017)
N. Collaert, R. Rooyackers, A.D. Keersgieter, F.E. Leys, I. Cayrefourcq, B. Ghyselen, R. Loo, M. Jurczak, IEEE Electron Device Lett. 28(7), 646–648 (2007)
A.B. Sachid, C. Hu, International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) (2014), pp. 1–2
P. Mishra, A. Muttreja, N.K. Jha, FinFET Circuit Design (Springer, New York, 2011), pp. 23–54
N. Serra, F. Conzatti, D. Esseni, M. De Michielis, P. Palestri, L. Selmi, S. Thomas, T.E. Whall, E.H.C. Parker, D.R. Leadley, L. Witters, IEEE International Electron Devices Meeting (IEDM) (2009), pp. 1–4
T. Hemert, B.K. Kemaneci, R.J.E. Hueting, D. Esseni, M.J.H van Dal, J. Schmitz, IEEE Solid-State Device Research Conference (ESSDERC) (2011), pp. 275–278
T. Wang, X. Cui, Y. Ni, D. Yu, X. Cui, IEEE Trans. Very Large Scale Integr. VLSI Syst. 99, 1–8 (2018)
M.S. Yeh, G.L. Luo, F.J. Hou, P.J. Sung, C.J. Wang, C.J. Su, C.T. Wu, Y.C. Huang, T.C. Hong, B.Y. Chen, K.M. Chen, IEEE J. Electron Devices Soc. 6, 1232–1237 (2018)
T. Cui, J. Li, Y. Wang, S. Nazarian, M. Pedram, IEEE Trans. Emerg. Top. Comput. 6(2), 172–183 (2018)
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Singh, S., Dubey, S., Kharwar, S. et al. Strained Si on Insulator as Potential Material for Forced Stacked Multi-threshold FinFET Based Inverter Considering Ultra Low-Power Applications. Trans. Electr. Electron. Mater. 20, 364–370 (2019). https://doi.org/10.1007/s42341-019-00118-6
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s42341-019-00118-6