Optimizing Collector-Emitter Saturation Voltage at 3000 V Insulated Gate Bipolar Transistors Using Laser Thermal Annealing

  • Bong-Hwan Kim
  • Hoon-Kyun Shin
  • Jin Young ParkEmail author
  • Sang-Mok ChangEmail author
Regular Paper


In this work, two thermal annealing processes (furnace and laser annealing) are adopted to obtain < 2.0 V collector-emitter saturation voltage (Vce(sat)), an important device parameter giving an effect on switching speed and power consumption of > 3000 V breakdown voltage in insulated gate bipolar transistors (IGBTs) for propulsion control system of electric vehicles. In furnace annealing process (450 °C for 30 min), the parameter of Vce(sat) is 5.5–6.5 V once measuring at Ic = 2.0 A with EDS(electrical die sorting) analyser. However, annealing process was performed using a laser equipment to lower the Vce(sat). After back side grinding and back side implant, the sample wafer undergoes laser annealing process. From various annealing conditions it was found that the Vce(sat) was 1.6–1.7 V when measuring at collector current (Ic) of 2.0 A after annealing at pulse with of 1100 nm, 3-overlap and 3.5 J/cm2. From these results, it is found that the Vce(sat) is lower as increasing laser energy density and overlapping and the well-distributed Vce(sat) values over the entire chips appear as widening the laser pulse.


Insulated gate bipolar transistors Furnace annealing Laser annealing Electrical die sorting Collector-emitter saturation voltage 



This research was supported by a Grant (Code 13RTRP-B067917-01) from Railroad technology research Program funded by Ministry of Land, Infrastructure and Transport of Korean government.


  1. 1.
    M. Mori, K. Oyama, Y. Kohno, J. Sakano, J. Uruno, K. Ishizaka, D. Kawase, A trench-gate high-conductivity IGBT (HiGT) with short-circuit capability. IEEE Trans. Electron Devices 54(8), 2011–2016 (2007)CrossRefGoogle Scholar
  2. 2.
    E. Suekawa, Y. Tomomatsu, T. Enjoji, H. Kondoh, M. Takeda, T. Yamada, High voltage IGBT (HV-IGBT) having p+/p collector region, in Proceedings of ISPSD’9 (1998), pp. 249–252Google Scholar
  3. 3.
    M. Mori, K. Oyama, T. Arai, J. Sakano, Y. Nishimura, K. Masuda, K. Saito, Y. Uchino, H. Homma, A planar-gate high-conductivity IGBT (HiGT) with hole-barrier layer. IEEE Trans. Electron Devices 54(6), 1515–1520 (2007)CrossRefGoogle Scholar
  4. 4.
    J. Won, J.G. Koo, T. Rhee, H.-S. Oh, J.H. Lee, Reverse-conducting IGBT using MEMS technology on the wafer back side. ETRI J. 35(4), 603–609 (2013)CrossRefGoogle Scholar
  5. 5.
    N. Patil, D. Das, K. Goebel, M. Pecht, Failure precursors for insulated gate bipolar transistors, in Proceedings of the 1st International Conference on Prognostics and Health Management (2008)Google Scholar
  6. 6.
    B.-H. Kim, J.Y. Park, K.H. Park, H.-K. Shin, G.-J. Kim, S.-M. Chang, Optimized design of multi-zone junction termination extension for high voltage power devices (IGBTs). J. Nanosci. Nanotechnol. 17, 5606–5611 (2017)CrossRefGoogle Scholar

Copyright information

© The Korean Institute of Electrical and Electronic Material Engineers 2018

Authors and Affiliations

  1. 1.Department of Convergence Science and TechnologyDong-A UniversityBusanRepublic of Korea
  2. 2.National Institute for Nanomaterials Technology (NINT), Pohang University of Science and Technology (POSTECH)PohangRepublic of Korea
  3. 3.Department of Polymer Science and EngineeringKyungpook National UniversityDaeguRepublic of Korea

Personalised recommendations