Skip to main content
SpringerLink
Log in

COLDVL: a virtual laboratory tool with novel features to support learning in logic design and computer organisation

  • Published:
Journal of Computers in Education Aims and scope Submit manuscript

Abstract

This paper presents the COLDVL tool with novel features to support implementation of experiments related to logic design and computer organisation, which are core courses in the computing science discipline, along with a study for its support towards learning. This tool comprises a hierarchical logic module level editor and a logic simulator at the back end. It also provides a repertoire of components and supporting backend techniques such as efficient simulation, Huffman model identification and unknown logic value resolution to address specific learning issues pertaining to these subjects. This tool has been successfully deployed at an academic institute to support experiments forming a part of courses. Its impact on learning has been treated through analysing student performance taking into account various learning issues and found to support the utility of this tool. Knowledge of the features and internal working of the COLDVL tool would be of interest to both students and instructors of logic design and computer organisation; the evaluation of this tool would be of interest to the instructors.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16

Similar content being viewed by others

References

  • Alasdoon, A., Prasad, P., Beg, A., & Chan, A. (2013). A recent survey of circuit design tools for teaching. In Proceedings of the world congress on engineering and computer science.

  • Banerjee, K., Karfa, C., Sarkar, D., & Mandal, C. (2012). A value propagation based equivalence checking method for verification of code motion techniques. International symposium on electronic system design (ISED), 2012 (pp 67–71). IEEE.

  • Banerjee, K., Mandal, C., & Sarkar, D. (2015). A translation validation framework for symbolic value propagation based equivalence checking of FSMDAs. IEEE 15th international working conference on source code analysis and manipulation (SCAM), 2015 (pp. 247–252).

  • Banerjee, K., Sarkar, D., & Mandal, C. (2016) Deriving bisimulation relations from path extension based equivalence checkers. IEEE Transactions on Software Engineering.

  • Bellows, P., & Hutchings, B. (1998). JHDL—An HDL for reconfigurable systems. In Proceedings. IEEE symposium on FPGAs for custom computing machines (Cat. No.98TB100251) (pp. 175–184), http://www.jhdl.org/overview.html.

  • Bhattacharyya, A. (1943). On a measure of divergence between two statistical populations defined by their probability distributions. Bulletin of the Calcutta Mathematical Society, 35, 99–109.

    Google Scholar 

  • Breuer, M., & Friedman, A. (1976). Diagnosis and reliable design of digital systems. Digital system design series.

  • Burch, C. (2002) Logisim: A graphical system for logic circuit design and simulation. Journal of Educational Computing Research, 2(1).

  • Carpinelli, J. D., & Jaramillo, F. (2001). Simulation tools for digital design and computer organization and architecture. In: 31st Annual Frontiers in Education Conference. Impact on Engineering and Science Education Conference Proceedings (Cat. No. 01CH37193) (Vol. 3, pp S3C-1-5).

  • Coe, P., Heywood, P., Howell, F., Mallet, F., Robertson, S., Sotiriou, C., & Williams, L. (2013) Hase, hierarchical computer architecture design and simulation environment. School of Informatics, University of Edinburgh, http://www.icsa.inf.ed.ac.uk/research/groups/hase/.

  • Dehne, T. (1995). Putting virtual instruments to work

  • Dinavahi, V., Iravani, R., & Bonert, R. (2004). Design of a real-time digital simulator for a D-statcom system. IEEE Transactions on Industrial Electronics, 51(5), 1001–1008.

    Article  Google Scholar 

  • Donzellini, G., & Ponta, D. (2007). A simulation environment for e-learning in digital design. IEEE Transactions on Industrial Electronics, 54(6), 3078–3085.

    Article  Google Scholar 

  • Dubey, R., Agarwal, P., & Vasantha, M. K. (2007). Programmable logic devices for motion control mdash; a review. IEEE Transactions on Industrial Electronics, 54(1), 559–566.

    Article  Google Scholar 

  • Gunes, M. H., Thornton, M. A., Kocan, F., & Szygenda, S. A. (2005). A survey and comparison of digital logic simulators. In: 48th midwest symposium on circuits and systems (Vol. 1, pp. 744–749).

  • Hayes, J. P. (1988). Computer architecture and organization (2nd ed.). New York, NY: McGraw-Hill Inc.

    Google Scholar 

  • Huffman, D. A. (1957). The design and use of hazard-free switching networks. Journal of the ACM, 4(1), 47–62.

    Article  Google Scholar 

  • Jelemenská, K. (2012) Integration of ICT and unconventional teaching approaches into the digital systems design education towards its efficiency enhancement.IEEE 10th International Conference on Emerging eLearning Technologies and Applications (ICETA) 2012 (pp. 173–178).

  • Jenkins, C. M., Voss, A. D., & Furcy, D. (2012). An effective educational module for Booth’s multiplication algorithm. Journal of Computing Sciences in Colleges, 27(4), 54–62.

    Google Scholar 

  • Karfa, C., Sarkar, D., & Mandal, C. (2010). Verification of datapath and controller generation phase in high-level synthesis of digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(3), 479–492.

    Article  Google Scholar 

  • Kohavi, Z. (1990) Switching and finite automata theory: Computer science series (2nd ed.) McGraw-Hill Higher Education.

  • Kullback, S., & Leibler, R. A. (1951). On information and sufficiency. Ann Math Statistics, 22, 79–86.

    Article  Google Scholar 

  • Mandal, C., Sinha, V. L., & Reade, C. M. P. (2004). Web-based course management and web services. Electronic Journal on e-Learning, 2(1), 135–144.

    Google Scholar 

  • Mano, M. M. (2001). Digital design (3rd ed.). Upper Saddle River, NJ: Prentice Hall PTR.

    Google Scholar 

  • Nikolic, B., Radivojevic, Z., Djordjevic, J., & Milutinovic, V. (2009). A survey and evaluation of simulators suitable for teaching courses in computer architecture and organization. IEEE Transactions on Education, 52(4), 449–458.

    Article  Google Scholar 

  • Pascual, L., Torrentí, A., Sahuquillo, J., & Flich, J. (2007) Understanding cache hierarchy interactions with a program-driven simulator. In: Proceedings of the 2007 workshop on Computer architecture education, ACM, New York, NY, USA, WCAE ’07, pp. 30–35

  • Poplawski, D. A. (2007). A pedagogically targeted logic design and simulation tool. In: Proceedings of the 2007 Workshop on Computer Architecture Education, ACM, WCAE ’07.

  • Radivojevic, Z., Cvetanovic, M., & Dordevic, J. (2011). Design of the simulator for teaching computer architecture and organization. In: 2nd Eastern European Regional Conference on the Engineering of Computer Based Systems (ECBS-EERC), 2011 (pp. 124–130).

  • Roy, G. (2015). Techniques and algorithms for the design and development of a virtual laboratory to support logic design and computer organization. Master’s thesis, School of Information Technology, IIT Kharagpur, Kharagpur.

  • Roy, G., & Ghosh, D. (2013). Virtual lab for logic design and computer organisation. https://cse.iitkgp.ac.in/~chitta/coldvl.

  • Roy, G., Ghosh, D., & Mandal, C. (2015a). A virtual laboratory for computer organisation and logic design (COLDVL) and its utilisation for MOOCs. In: 3rd IEEE International Conference on MOOCs, Innovation and Technology in Education.

  • Roy, G., Ghosh, D., & Mandal, C. (2015b). A virtual laboratory package to support teaching of logic design and computer organization. In: The 7th IEEE International Conference on Technology for Education.

  • Roy, G., Ghosh, D., Mandal, C., & Mitra, I. (2015c). Aiding teaching of logic design and computer organization through dynamic problem generation and automatic checker using COLDVL tool. In: The 7th IEEE international conference on technology for education.

  • Salcic, Z., Cao, J., & Nguang, S. K. (2006). A floating-point FPGA-based self-tuning regulator. IEEE Transactions on Industrial Electronics, 53(2), 693–704.

    Article  Google Scholar 

  • Schilling, M., & Thormaehlen, T. (2013). Amilosim: A minimalistic logic simulator. Marburg University, http://www.mathematik.uni-marburg.de/~thormae/lectures/ti1/code/LogicSimulator/simulator.html.

  • Shi, F., & Makris, Y. (2004). Spin-sim: Logic and fault simulation for speed-independent circuits. In: 2004 international conference on test (pp. 597–606).

  • Sridharan, K., & Priya, T. K. (2005). The design of a hardware accelerator for real-time complete visibility graph construction and efficient FPGA implementation. IEEE Transactions on Industrial Electronics, 52(4), 1185–1187.

    Article  Google Scholar 

  • Stallings, W. (2005). Computer organization and architecture: Designing for performance (7th ed.). Upper Saddle River, NJ: Prentice-Hall Inc.

    Google Scholar 

  • Tetzl, A. (2001) Logicsim. http://www.tetzl.de/java_logic_simulator.html.

  • Unger, S. H. (1995). Hazards, critical races, and metastability. IEEE Transactions on Computers, 44(6), 754–768.

    Article  Google Scholar 

  • Von Kaenel, P. A. (2004). Designing and testing a control unit. Journal of Computing Sciences in Colleges, 19(5), 228–237.

    Google Scholar 

  • Wang, L. T., Hoover, N., Porter, E., & Zasio, J. (1987). Ssim: A software levelized compiled-code simulator. In:24th conference on design automation, 1987 (pp. 2–8).

  • Williams, S. (1998). Icarus verilog. http://iverilog.icarus.com/.

  • Yen, C. T., de Weng, W., & Lin, Y. T. (2004). FPGA realization of a neural-network-based nonlinear channel equalizer. IEEE Transactions on Industrial Electronics, 51(2), 472–479.

    Article  Google Scholar 

Download references

Acknowledgements

This work was supported through the Virtual Lab project at IIT Kharagpur funded by MHRD, Department of Higher Education, New Delhi sanctioned by F.16-35/2009-DL dated 31-03-2010.

Author information

Author notes

  1. Gargi Roy

    Present address: TCS Innovation labs, Delhi, India

Authors and Affiliations

  1. Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India

    Gargi Roy, Devleena Ghosh & Chittaranjan Mandal

Authors
  1. Gargi Roy
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Devleena Ghosh
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Chittaranjan Mandal
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Devleena Ghosh.

Ethics declarations

Ethical Approval

The study of the user feedback on the COLDVL educational tool does not involve any medical data retrieved from subjects; only anonymous user feedback is recorded to evaluate usability of the tool.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Roy, G., Ghosh, D. & Mandal, C. COLDVL: a virtual laboratory tool with novel features to support learning in logic design and computer organisation. J. Comput. Educ. 4, 461–490 (2017). https://doi.org/10.1007/s40692-017-0091-8

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40692-017-0091-8

Keywords

Search

Navigation