Skip to main content
Log in

Mission Management Computer and Sequencing Hardware for RLV-TD HEX-01 Mission

  • Original Contribution
  • Published:
Journal of The Institution of Engineers (India): Series C Aims and scope Submit manuscript

Abstract

Reusable Launch Vehicle-Technology Demonstrator Hypersonic Experiment (RLV-TD HEX-01) mission posed some unique challenges in the design and development of avionics hardware. This work presents the details of mission critical avionics hardware mainly Mission Management Computer (MMC) and sequencing hardware. The Navigation, Guidance and Control (NGC) chain for RLV-TD is dual redundant with cross-strapped Remote Terminals (RTs) interfaced through MIL-STD-1553B bus. MMC is Bus Controller on the 1553 bus, which does the function of GPS aided navigation, guidance, digital autopilot and sequencing for the RLV-TD launch vehicle in different periodicities (10, 20, 500 ms). Digital autopilot execution in MMC with a periodicity of 10 ms (in ascent phase) is introduced for the first time and successfully demonstrated in the flight. MMC is built around Intel i960 processor and has inbuilt fault tolerance features like ECC for memories. Fault Detection and Isolation schemes are implemented to isolate the failed MMC. The sequencing hardware comprises Stage Processing System (SPS) and Command Execution Module (CEM). SPS is ‘RT’ on the 1553 bus which receives the sequencing and control related commands from MMCs and posts to downstream modules after proper error handling for final execution. SPS is designed as a high reliability system by incorporating various fault tolerance and fault detection features. CEM is a relay based module for sequence command execution.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4

Similar content being viewed by others

References

  1. R. Paramasivam, E. Sujata, C.A. Ignatious, T. R. Chidambaram, Distributed fault tolerant navigation, guidance and control system architecture for launch vehicle applications, in International Workshop on Distributed Computing, Kolkata (2003)

  2. R. Paramasivam, E. Sujata, C.A. Ignatious, T. Kurian, A distributed architecture for fault tolerant navigation, guidance and control system for launch vehicle applications, in 29th National System Conference (2005)

  3. C.A. Ignatious, E. Sujata, R. Paramasivam, J.P. Zacharia, D. Basu, MIL STD 1553B bus based architecture for launch vehicle avionic systems, in MIT Avionics Architecture and Data Buses Workshop, 3–4 Jan 2002

  4. ILC Data Device Corporation, MIL-STD-1553 Designer’s Guide (1998)

  5. F. Wang, V.D. Agrawal, Single event upset: an embedded tutorial, in International Conference on VLSI Design, 21st

  6. G.J. Myers, D.L. Budde, 80960 Microprocessor Architecture (John Wiley & Sons, Inc. New York, NY, USA, 1988)

    Google Scholar 

  7. i960 Hardware Users Manual (1992)

  8. S. Tam, in Single Error Correction and Double Error Detection, Xilinx Application Note

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Sukrat Gupta.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Gupta, S., Raj, R., Mathew, A.M. et al. Mission Management Computer and Sequencing Hardware for RLV-TD HEX-01 Mission. J. Inst. Eng. India Ser. C 98, 725–729 (2017). https://doi.org/10.1007/s40032-017-0400-z

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40032-017-0400-z

Keywords

Navigation