Abstract
The performance of Static Random Access Memory reduces drastically in terms of access energy and leakage power when it is operated in sub-threshold region. But, as the technology is advancing toward miniaturization it becomes important that the device should perform efficiently in sub-threshold region because when it operates in sub-threshold low power consumption and higher performance can be achieved. It becomes very challenging and tedious task to operate a SRAM cell in sub-threshold region. So, as to overcome this challenge a novel design of SRAM has been proposed in this work using memristors. This design not only provides better write stability but also consumes lesser power. In this paper, analysis of Write Static Noise Margin, Read Static Noise Margin and Power consumption have been performed for the novel design using different technologies i.e., 180 nm, 90 nm and 45 nm in Cadence Virtuoso. The write stability of this design has been analyzed for different supply voltages and different aspect ratios. To the best of author’s knowledge, this design of SRAM has not been proposed before. The RSNM and WSNM have been calculated for the design by using the butterfly method and a semi-analytical method for all the simulations at different technology nodes. It has been observed that both the values of WSNM follow each other very closely at all the technology nodes. The values have been compared with various memristor-based designs, and it is found that the proposed 4T4M design consumes much less power (~ × 15 times) than other proposed memristor-based memories.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
L. Oniciuc, P. Andrei, Sensitivity of static noise margins to random dopant variations in 6-T SRAM cells. Solid State Electron. 52(10), 1542–1549 (2008)
B. Cheng et al., Impact of intrinsic parameter fluctuations in decanano MOSFETs on yield and functionality of SRAM cells. Solid State Electron. 49(5), 740–746 (2005)
D.B. Strukov et al., Missing Memristor Found. Nat. 453(7191), 80 (2008)
L. Chua, Memristor-the missing circuit element. IEEE Trans. Circuit Theory 18(5), 507–519 (1971)
L.O. Chua, S.M. Kang, Memristive devices and systems. Proc. IEEE 64(2), 209–223 (1976)
J. Wang, S. Nalam, B.H. Calhoun Analyzing static and dynamic write margin for nanometer SRAMs. in Proceeding of the 13th international symposium on Low power electronics and design (ISLPED'08), IEEE, (2008)
K. Zhang et al., A 3-GHz 70-Mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply. IEEE J. Solid State Circuit 41(1), 146–151 (2006)
K. Takeda et al., Redefinition of write margin for next-generation SRAM and write-margin monitoring circuit. in 2006 IEEE international solid state circuits conference-digest of technical papers, IEEE, (2006)
N. Gierczynski et al., A new combined methodology for write-margin extraction of advanced SRAM. in 2007 IEEE international conference on microelectronic test structures, IEEE, (2007)
S. Dasgupta, Compact analytical model to extract write static noise margin (WSNM) for SRAM cell at 45-nm and 65-nm nodes. IEEE Trans. Semicond. Manuf. 31(1), 136–143 (2018)
O. Wood et al., Integration of EUV lithography in the fabrication of 22-nm node devices, in Alternative lithographic technologies. (International Society for Optics and Photonics, Bellingham, 2009), p. 50
P. Junsangsri, F. Lombardi, A memristor-based memory cell using ambipolar operation. in 2011 IEEE 29th international conference on computer design (ICCD), IEEE, (2011)
S.S. Sarwar et al., Memristor-based nonvolatile random access memory: Hybrid architecture for low power compact memory design. IEEE Access 1, 29–34 (2013)
P.W. Ho, H.A.F. Almurib, T.N. Kumar, Memristive SRAM cell of seven transistors and one memristor. J. Semicond. 37(10), 104002 (2016)
J.G. Simmons, Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film. J. Appl. Phys. 34(6), 1793–1803 (1963)
S. Kvatinsky et al., TEAM: Threshold adaptive memristor model. IEEE Trans. Circuit Syst. I Regul. Pap. 60(1), 211–221 (2013)
S. Kvatinsky et al., VTEAM: A general model for voltage-controlled memristors. IEEE Trans. Circuit Syst. II Express Briefs 62(8), 786–790 (2015)
J. Singh, S.P. Mohanty, D.K. Pradhan, Robust SRAM designs and analysis (Springer, New York, 2012)
J.P. Kulkarni, K. Kim, K. Roy, A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE J. Solid State Circuit 42(10), 2303–2313 (2007)
I.J. Chang et al., A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. IEEE J. Solid State Circuit 44(2), 650–658 (2009)
T. Tripathi et al., Implementation of low-power 6T SRAM cell using MTCMOS technique, in Advances in computer and computational sciences. (Springer, New York, 2017), pp. 475–482
V. Gupta et al., 45nm Bit-interleaving differential 10T low leakage FinFET based SRAM with column-wise write access control. in 2018 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFT), IEEE, (2018)
Y. Shuto, SI. Yamamoto, S. Sugahara Comparative study of power-gating architectures for nonvolatile SRAM cells based on spintronics technology. in 2014 IEEE asia pacific conference on circuits and systems (APCCAS), IEEE, (2014)
S. Mansore, R. Gamad, D. Mishra, A single-ended read decoupled 9T SRAM cell for low power applications. in 2017 IEEE international symposium on nanoelectronic and information systems (iNIS), IEEE, (2017)
I. Alouani et al., NS-SRAM: Neighborhood solidarity SRAM For reliability enhancement of SRAM memories. in 2016 Euromicro conference on digital system design (DSD), IEEE, (2016)
Funding
The authors have not disclosed any funding
Author information
Authors and Affiliations
Corresponding author
Ethics declarations
Competing interest
The authors have not disclosed any competing interests
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Gupta, H., Bansal, S. A Novel Memristor-Based SRAM Design with Improved Stability in Sub-Threshold Region. J. Inst. Eng. India Ser. B 103, 1863–1873 (2022). https://doi.org/10.1007/s40031-022-00774-y
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s40031-022-00774-y