Skip to main content
SpringerLink
Log in

Investigations on Decimal Multipliers through Novel Partial Product Generators

  • Original Contribution
  • Published:
Journal of The Institution of Engineers (India): Series B Aims and scope Submit manuscript

Abstract

Novel partial product generation scheme has been proposed for decimal multiplication where positional digit conversion methodology has been utilized. Moreover, through the proposed methodology 16 × 16 decimal digit multiplier has been introduced, where unconventional (4221) binary-coded decimal (BCD) number system has been focused. To implement the multiplication technique, multiplication digits have been converted into two decimal digits based on the corresponding bit weights. In addition with that, in partial product addition stage, optimized decimal digit compressors have been utilized. Besides that, mathematical expressions have been introduced for decimal ripple carry adder and through that final addition has been carried out. The proposed techniques also summarize the performances parameter matrices in terms of propagation delay, power, area and power delay product. Comparative analysis from its counterpart also has been addressed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6

Similar content being viewed by others

References

  1. M.A. Erle, B.J. Hickmann, M.J. Schulte, Decimal floating-point multiplication. IEEE Trans. Comput. 58(7), 902–916 (2009)

    Article  MathSciNet  Google Scholar 

  2. A. Vazquez, E. Antelo, J.D. Bruguera, Fast radix-10 multiplication using redundant BCD codes. IEEE Trans. on Computers 63(8), 1902–1914 (2014)

    Article  MathSciNet  Google Scholar 

  3. L. Han, S. Ko, High-speed parallel decimal multiplication with redundant internal encodings. IEEE Trans. on Computers 62(5), 956–968 (2013)

    Article  MathSciNet  Google Scholar 

  4. M. Cornea, J. Harrison, C. Anderson, P. Tang, E. Schneider, E. Gvozdev, A software implementation of the IEEE 754R decimal floating-point arithmetic using the binary encoding format. IEEE Trans. Comput. 58(2), 148–162 (2009)

    Article  MathSciNet  Google Scholar 

  5. ANSI C decNumber Library v3.68, http://speleotrove.com/decimal/decarith.html

  6. A. Vazquez, E. Antelo, P. Montuschi, Improved design of high- performance parallel decimal multipliers. IEEE Trans. Comput. 59(5), 679–693 (2010)

    Article  MathSciNet  Google Scholar 

  7. G. Jaberipur, A. Kaivani, Improving the speed of parallel decimal multiplication. IEEE Trans. Comput. 58(11), 1539–1552 (2009)

    Article  MathSciNet  Google Scholar 

  8. A. Kaivani, L. Han, S. Ko, Improved design of high-frequency sequential decimal multipliers. Electron. Lett. 50(7), 558–560 (2014)

    Article  Google Scholar 

  9. F. Y. Busaba, C. A. Krygowski, W.H. Li, E.M. Schwarz, and S.R. Carlough, The IBM z900 Decimal Arithmetic Unit, in Proceedings of IEEE Asilomar Conference on Signals, Systems and Computers (2011), 2, 1335–1339.

  10. F.Y. Busaba, T. Slegel, S. Carlough, C. Krygowski, and J.G. Rell, The design of the fixed point unit for the z990 microprocessor, in Proceedings of ACM Great Lakes Symposium (2004), 364–367.

  11. I.D. Castellanos, and J.E. Stine, Compressor Trees for Decimal Partial Product Reduction, in Proc. of ACM Great Lakes Symposium (2008),107–110.

  12. L. Dadda, Multi operand parallel decimal adder: a mixed binary and BCD approach. IEEE Trans. Comput. 56(10), 1320–1328 (2007)

    Article  MathSciNet  Google Scholar 

  13. L. Dadda, and A. Nannarelli, A Variant of a Radix-10 Combinational Multiplier, in Proceedings of IEEE International Symposium on Circuits and Systems (2008), 3370–3373.

  14. P. Saha, P. Samanta, Design and architecture of new 11:2 decimal compressors. Sādhanā 44(5), 1–12 (2019)

    Article  MathSciNet  Google Scholar 

  15. A. Kaivani, L. Chen, and S. Ko, High-frequency sequential decimal multipliers, in Proceedings of IEEE International Symposium on Circuits and Systems (2012), 3045–3048.

  16. A. Vazquez, E. Antelo, and P. Montuschi, A new family of high performance parallel decimal multipliers, in Proceedings of IEEE International Symposium on Computer Arithmetic (2007), 195–204.

  17. T. Lang and A. Nannarelli, A radix-10 combinational multiplier, in Fortieth Asilomar Conference on Signals, Systems and Computers, (2006), 313–317.

  18. S. Kanekar, and P. K. Dakhole, Radix-10 multiplier implementation with carry select adder using Verilog, in Proceedings of Innovations in Information Embedded and Communication Systems (ICIIECS), (2017), 1–4.

  19. A. Arasteh, M.H. Moaiyeri, M.R. Taheri, K. Navi, N. Bagherzadeh, An energy and area efficient 4:2 compressor based on FinFETs. Integration 60(1), 224–231 (2018)

    Article  Google Scholar 

  20. M. Baesler, S.-O. Voigt, T. Teufel, A decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a virtex-5 FPGA. Int. J. Reconfig. Comput. 357839, 1–13 (2010)

    Article  Google Scholar 

  21. M. Jhamb and Gitanjali, Efficient adders for assistive devices. Eng. Sci. Technol. Int. J. 20 (1), 95–104, (2017).

  22. J. Samanta, B.P. De, Delay analysis of UDSM CMOS VLSI circuits. Procedia Eng. 30, 135–143 (2012)

    Article  Google Scholar 

  23. S. Parameswaran and H. Guo, Power consumption in CMOS combinational logic blocks at high frequencies. in Proceedings of ASP-DAC, pp. 195–200 (1997).

Download references

Author information

Authors and Affiliations

  1. National Institute of Technology Meghalaya, Shillong, India

    Prabir Saha & Puja Samanta

Authors
  1. Prabir Saha
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Puja Samanta
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Prabir Saha.

Ethics declarations

Conflict of Interest

No conflict of Interest.

Funding

Not Applicable.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Saha, P., Samanta, P. Investigations on Decimal Multipliers through Novel Partial Product Generators. J. Inst. Eng. India Ser. B 103, 507–516 (2022). https://doi.org/10.1007/s40031-021-00657-8

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40031-021-00657-8

Keywords

Search

Navigation