Skip to main content
SpringerLink
Log in

Optimal Design of Two-Bit QCA Comparator Circuits

  • SCIENTIFIC RESEARCH PAPER
  • Published:
Proceedings of the National Academy of Sciences, India Section A: Physical Sciences Aims and scope Submit manuscript

Abstract

The quantum-dot cellular automata (QCA) technology is one of the technologies for CMOS replacement which work based on columbic interacts. In this study, two two-bit comparator circuits are presented based on QCA and evaluated in terms of cell count, latency, and occupied area. Moreover, this study aims to reduce the occupied area, complexity, and energy dissipation of the comparator circuits, so the two comparator circuits have different power consumption levels. The proposed two-bit comparators are more compact and perform more consistently compared to previous designs. Design parameters of the two proposed circuits are optimized by reducing the cell count and occupied area compared to previous studies. The simulation results show that the proposed designs have a completely correct performance. In the first proposed two-bit comparator, 122 cells are used on an area of 0.14 µm2 with a latency of 2.25 clock cycles. The second proposed two-bit comparator uses 107 cells on an area of 0.17 µm2 with a latency of 1.75 clock cycles. Moreover, the values of energy dissipation of the proposed two-bit comparators at tunneling energies of 0.5, 1, and 1.5 Ek are calculated. In the first proposed two-bit comparator, the average energy dissipation for tunneling energies of 0.5, 1, and 1.5 Ek are calculated as 161.43, 222.83 and 296.52 meV, respectively. In the second proposed two-bit comparator, the average energy dissipation for tunneling energies of 0.5, 1, and 1.5 Ek are calculated as 139.36, 192.92, and 257.06 meV, respectively.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Erniyazov S, Jeon J-C (2019) Carry save adder and carry look ahead adder using inverter chain based coplanar QCA full adder for low energy dissipation. Microelectron Eng 211:37–43

    Article  CAS  Google Scholar 

  2. Mohaghegh SM, Sabbaghi-Nadooshan R, Mohammadi M (2018) Designing ternary quantum-dot cellular automata logic circuits based upon an alternative model. Comput Electr Eng 71:43–59

    Article  Google Scholar 

  3. Aghababaei S, Sayedsalehi S (2018) New approach to design and implementation XOR gate in QCA technology. Signal Process Renew Energy 2(2):15–24

    Google Scholar 

  4. Roy SK, Sharan P, Nalini R, Srinivas T (2015) An efficient design of serial and parallel memory using quantum dot cellular automata. In: TENCON 2015 IEEE Region 10 Conference, 2015. IEEE, pp 1–4

  5. Bahrepour D (2015) A novel full comparator design based on quantum-dot cellular automata. Int J Inf Electron Eng 5(6):406–410

    Google Scholar 

  6. Hayati M, Rezaei A (2012) Design and optimization of full comparator based on quantum-dot cellular automata. ETRI J 34(2):284–287

    Article  Google Scholar 

  7. Garg S, Gupta TK (2020) A 4: 1 multiplexer using low-power high-speed domino technique for large fan-in gates using FinFET. Circuit World. https://doi.org/10.1108/CW-09-2019-0128

    Article  Google Scholar 

  8. Maharaj J, Muthurathinam S (2020) Effective RCA design using quantum dot cellular automata. Microprocess Microsyst 73:102964

    Article  Google Scholar 

  9. Bahar AN, Krishna R, Asaduzzaman M, Bhuiyan MMR (2017) Design and implementation of 1-bit comparator in quantum-dot cellular automata (QCA). Cumhuriyet Üniversitesi Fen Edebiyat Fakültesi Fen Bilimleri Dergisi 38(1):146–152

    Google Scholar 

  10. Kamrani S, Heikalabad SR (2018) A unique reversible gate in quantum-dot cellular automata for implementation of four flip-flops without garbage outputs. Int J Theor Phys 57(11):3340–3358

    Article  MathSciNet  Google Scholar 

  11. Hamid HG, Alisa ZT (2021) Survey on IoT application layer protocols. Indones J Electr Eng Comput Sci 21(3):1663–1672

    Google Scholar 

  12. Majeed AH, Zainal MS, Alkaldy E, Nor DM (2021) Single-bit comparator in quantum-dot cellular automata (QCA) technology using novel QCA-XNOR gates. J Electron Sci Technol 19(3):100078

    Article  Google Scholar 

  13. Srivastava S, Sarkar S, Bhanja S (2008) Estimation of upper bound of power dissipation in QCA circuits. IEEE Trans Nanotechnol 8(1):116–127

    Article  ADS  Google Scholar 

  14. Ahmad F (2018) An optimal design of QCA based 2n: 1/1: 2n multiplexer/demultiplexer and its efficient digital logic realization. Microprocess Microsyst 56:64–75

    Article  Google Scholar 

  15. Das JC, De D (2018) Design of single layer banyan network using quantum-dot cellular automata for nanocommunication. Optik 172:892–907

    Article  ADS  Google Scholar 

  16. Hassangholizadeh-Kashtiban M, Alipour-Banaei H, Tavakoli MB, Sabbaghi-Nadooshan R (2020) Creation of a fast optical Toffoli gate based on photonic crystal nonlinear ring resonators. J Comput Electron 19(3):1281–1287

    Article  CAS  Google Scholar 

  17. Hassangholizadeh-Kashtiban M, Alipour-Banaei H, Tavakoli MB, Sabbaghi-Nadooshan R (2020) All-optical Fredkin gate using photonic-crystal-based nonlinear cavities. Appl Opt 59(3):635–641

    Article  CAS  PubMed  ADS  Google Scholar 

  18. Wang L, Xie G (2020) A novel XOR/XNOR structure for modular design of QCA circuits. IEEE Trans Circuits Syst II Express Briefs 67(12):3327–3331

    Google Scholar 

  19. Ahmed S, Bhat SM, Kakkar V (2020) Design of efficient 1-bit comparator in quantum dot cellular automata nano-computing. In: 2020 IEEE-HYDCON. IEEE, pp 1–6

  20. Satyanarayana V, Balaji M, Neelima K (2021) Optimal of 1-bit comparator design and energy estimation using quantum dot cellular automata. Int J Eng Appl Phys 1(2):103–1100

    Google Scholar 

  21. Qadri SUR, Bangi Z, Banday MT, Bhat GM, Beigh MR (2020) A novel comparator-a cryptographic design in quantum dot cellular automata. Int J Dig Signals Smart Syst 4(1–3):113–132

    Google Scholar 

  22. Raj M, Gopalakrishnan L (2019) Efficient quantum-dot cellular automata comparator for nanoscale communication. In: 2019 TEQIP III sponsored international conference on microwave integrated circuits, photonics and wireless networks (IMICPW). IEEE, pp 307–311

  23. Ghosh B, Gupta S, Kumari S (2012) Quantum dot cellular automata magnitude comparators. In: 2012 IEEE international conference on electron devices and solid state circuit (EDSSC). IEEE, pp 1–2

  24. Roy SS, Mukherjee C, Panda S, Mukhopadhyay AK, Maji B (2017) Layered T comparator design using quantum-dot cellular automata. In: 2017 devices for integrated circuit (DevIC). IEEE, pp 90–94

  25. Gao M, Wang J, Fang S, Nan J, Daming L (2021) A new nano design for implementation of a digital comparator based on quantum-dot cellular automata. Int J Theor Phys 60(7):2358–2367

    Article  Google Scholar 

  26. Gudivada AA, Sudha GF (2021) Novel optimized tree-based stack-type architecture for 2 n-bit comparator at nanoscale with energy dissipation analysis. J Supercomput 77(5):4659–4680

    Article  Google Scholar 

  27. Deng F, Xie G, Zhang Y, Peng F, Lv H (2017) A novel design and analysis of comparator with XNOR gate for QCA. Microprocess Microsyst 55:131–135

    Article  Google Scholar 

  28. Umira S, Qadri R, Bangi Z, Banday MT (2018) A novel comparator-a cryptographic design in quantum dot cellular automata. In: 2018 International conference on sustainable energy, electronics, and computing systems (SEEMS). IEEE, pp 1–10

  29. Sharma VK (2021) Optimal design for digital comparator using QCA nanotechnology with energy estimation. Int J Numer Model Electron Netw Dev Fields 34(2):e2822

    Article  Google Scholar 

  30. Altarawneh ZA, Al-Tarawneh MA (2022) Design and analysis of single layer quantum dot-cellular automata based 1-bit comparators. TELKOMNIKA (Telecommun Comput Electron Control) 20(1):141–148

    Article  Google Scholar 

  31. Khan A, Arya R (2022) High performance nanocomparator: a quantum dot cellular automata-based approach. J Supercomput 78(2):2337–2353

    Article  Google Scholar 

  32. Begum AY, Balaji M, Satyanarayana V (2022) Quantum dot cellular automata using a one-bit comparator for QCA gates. Mater Today: Proc 66:3539–3546

    Google Scholar 

  33. Sharma VK (2022) Single‐bit digital comparator circuit design using quantum‐dot cellular automata nanotechnology. ETRI J 45:534–542

    Article  Google Scholar 

  34. Ghosh M, Mukhopadhyay D, Dutta P (2015) 2-Dimensional 2-dot 1-electron quantum cellular automata-based dynamic memory design. In: Proceedings of the 4th international conference on frontiers in intelligent computing: theory and applications (FICTA). Springer, pp 357–365

  35. Ghosh M, Mukhopadhyay D, Dutta P (2015) A 2 dot 1 electron quantum cellular automata based parallel memory. In: Information systems design and intelligent applications. Springer, pp 627–636

  36. Ghosh M, Mukhopadhyay D, Dutta P (2018) Energy efficient designing approach of flip-flops using 2-dot 1-electron QCA. In: International conference on computational intelligence, communications, and business analytics. Springer, pp 477–490

  37. Akbari-Hasanjani R, Sabbaghi-Nadooshan R (2021) New design of binary to ternary converter. IETE J Res 69:1–12

    Google Scholar 

  38. Lent CS, Liu M, Lu Y (2006) Bennett clocking of quantum-dot cellular automata and the limits to binary logic scaling. Nanotechnology 17(16):4240

    Article  CAS  PubMed  ADS  Google Scholar 

  39. Srivastava S, Asthana A, Bhanja S, Sarkar S (2011) QCAPro-an error-power estimation tool for QCA circuit design. In: 2011 IEEE international symposium of circuits and systems (ISCAS). IEEE, pp 2377–2380.

  40. Timler J, Lent CS (2002) Power gain and dissipation in quantum-dot cellular automata. J Appl Phys 91(2):823–831

    Article  CAS  ADS  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electrical Engineering, Central Tehran Branch, Islamic Azad University, Tehran, Iran

    Reza Akbari-Hasanjani, Mohammad Amin Mianroodi & Reza Sabbaghi-Nadooshan

Authors
  1. Reza Akbari-Hasanjani
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohammad Amin Mianroodi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Reza Sabbaghi-Nadooshan
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Reza Sabbaghi-Nadooshan.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Akbari-Hasanjani, R., Mianroodi, M.A. & Sabbaghi-Nadooshan, R. Optimal Design of Two-Bit QCA Comparator Circuits. Proc. Natl. Acad. Sci., India, Sect. A Phys. Sci. 94, 27–36 (2024). https://doi.org/10.1007/s40010-023-00856-6

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40010-023-00856-6

Keywords

Search

Navigation