Skip to main content
SpringerLink
Log in

Low Voltage and High Speed Dual-Modulus Prescaler with E-TSPC Technology for Frequency Synthesizer

  • Short Communication
  • Published:
National Academy Science Letters Aims and scope Submit manuscript

Abstract

In this paper, a new extended true-single-phase-clock (E-TSPC) based divide-by-2/3 prescaler is proposed for low supply voltage and low power consumption applications. By using pass transistor logic and changing the logic gates, the critical path between the E-TSPC flip-flops has been reduced. Prescaler is designed by Cadence in chartered 0.18 µm CMOS process. Simulation results show that proposed dual-modulus prescaler can work up to 3.9 GHz under 0.9 V supply voltage with 226 µW power consumption and it is suitable for low power and high speed frequency synthesizer in wireless communication system.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3

References

  1. Wong JMC, Cheung VSL, Luong HC (2003) A 1-V 3.5-mW 5.2-GHz frequency divider in a 0.35-µm CMOS process. IEEE J Solid-State Circuits 38:1643–1648

    Article  Google Scholar 

  2. Ding Y, Kenneth KO (2007) A 21-GHz 8-modulus prescaler and a 20-GHz phase-locked loop fabricated in 130-nm CMOS. IEEE J Solid State Circuits 42:1240–1249

    Article  Google Scholar 

  3. Chen W-Z, Kuo C-L (2002) 18 GHz and 7 GHz superharmonic injection-locked dividers in CMOS technology. In: Proceedings of the IEEE European solid-state circuits conference, pp 89–92

  4. Motoyoshi M, Fujishima M (2006) 43 µW 6 GHz CMOS divide-by-3 frequency divider based on three phase harmonic injection locking. In: Proceedings of the IEEE Asian solid-state circuits conference, pp 183–186

  5. Krishna MV, Do MA et al (2010) Design and analysis of ultra low power true single phase clock CMOS 2/3 prescaler. IEEE Trans Circuits Syst I 57:72–82

    Article  Google Scholar 

  6. Deng Z, Niknejad AM (2010) The speed-power trade-off in the design of CMOS true-single-phase-clock dividers. IEEE J Solid State Circuits 45:2457–2465

    Google Scholar 

  7. Pellerano S, Levantino S, Samori C, Lacaita AL (2004) A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider. IEEE J Solid State Circuits 39:378–383

    Article  Google Scholar 

  8. Yu XP, Do MA et al (2006) Design and optimization of the extended true single-phase clock-based prescaler. IEEE Trans Microw Theory 54:3828–3835

    Article  Google Scholar 

Download references

Acknowledgments

This work is supported by the Open Fund Project of Key Laboratory in Hunan Universities (No. 12K012).

Author information

Authors and Affiliations

  1. Hunan University, Changsha, Hunan, China

    Hongyong Xiang, Chunhua Wang, Xiaorong Guo & Zanming Xia

Authors
  1. Hongyong Xiang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Chunhua Wang
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Xiaorong Guo
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Zanming Xia
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hongyong Xiang.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Xiang, H., Wang, C., Guo, X. et al. Low Voltage and High Speed Dual-Modulus Prescaler with E-TSPC Technology for Frequency Synthesizer. Natl. Acad. Sci. Lett. 38, 207–211 (2015). https://doi.org/10.1007/s40009-014-0329-1

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s40009-014-0329-1

Keywords

Search

Navigation