Skip to main content
Log in

Energy efficient triple-modular exponential techniques for batch verification schemes

  • Research Article
  • Published:
Journal of Cryptographic Engineering Aims and scope Submit manuscript

Abstract

Most of the authentication protocols have modular multi-exponentiation (MME) as their core operation in the verification step. Triple modular-multi exponentiation playing a vital role in Batch verification schemes. This work proposes energy-efficient modular-multi exponential techniques that compute triple modular exponentiation. Two unique techniques are designed to calculate the MME with integrated confusion mechanisms in an efficient manner. The confusion factor has been introduced at two levels for improving security. Currently, the most common side-channel attacks (SCAs) are only hardware-secured. This article has also presents an algorithmic way of counteracting the SCAs. The results indicate that the throughput has increased by an order of 3.3% by reducing the power by 3.35% and saving the energy by an order of 3.35%. The proposed techniques are 72% more efficient(efficiency \(\eta =1.72\)) than the state-of-the-art. One of the significant contributions of the presented MME techniques is that they are hardware compatible. We have implemented the proposed techniques on FPGA using Vivado 22.2 on VC707 evaluation boards.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Algorithm 1
Algorithm 2
Fig. 1
Algorithm 3
Fig. 2
Fig. 3

Similar content being viewed by others

Data availibility

No datasets were generated or analysed during the current study.

References

  1. Azarderakhsh, R., Mozaffari-Kermani, M., Järvinen, K.: Secure and efficient architectures for single exponentiations in finite fields suitable for high-performance cryptographic applications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(3), 332–340 (2015)

    Article  Google Scholar 

  2. Bao, C., Srivastava, A.: A secure algorithm for task scheduling against side-channel attacks. In: Proceedings of the 4th International Workshop on Trustworthy Embedded Devices, pp. 3–12 (2014)

  3. Bayrak, A.G., Regazzoni, F., Novo, D., Brisk, P., Standaert, F.-X., Ienne, P.: Automatic application of power analysis countermeasures. IEEE Trans. Comput. 64(2), 329–341 (2013)

    Article  MathSciNet  Google Scholar 

  4. Borges, F., Lara, P., Portugal, R.: Parallel algorithms for modular multi-exponentiation. Appl. Math. Comput. 292, 406–416 (2017)

    MathSciNet  Google Scholar 

  5. Chang, T.-J., Tan, K.-H., Huang, P.-S., Chen, C.-Y.: A strategy speeds up the triple modular exponentiation. In: International Conference on Digital Information Processing, Data Mining, and Wireless Communications, pp. 165–172 (2015)

  6. El Makkaoui, K., Lamriji, Y., Ouahbi, I., Nabil, O., Bouzahra, A., Beni-Hssane, A.: Fast modular exponentiation methods for public-key cryptography. In: 2022 5th International Conference on Advanced Communication Technologies and Networking (CommNet), pp. 1–6. IEEE (2022)

  7. Gornik, A., Moradi, A., Oehm, J., Paar, C.: A hardware-based countermeasure to reduce side-channel leakage: design, implementation, and evaluation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(8), 1308–1319 (2015)

    Article  Google Scholar 

  8. Montgomery, P.L.: Modular multiplication without trial division. Math. Comput. 44(170), 519–521 (1985)

    Article  MathSciNet  Google Scholar 

  9. Pekmestzi, K.: Complex number multipliers. IEE Proc. E Comput. Digit. Tech. 136(1), 70–75 (1989)

    Article  Google Scholar 

  10. Ramezanpour, K., Ampadu, P., Diehl, W.: Rs-mask: random space masking as an integrated countermeasure against power and fault analysis. In: 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 176–187. IEEE (2020)

  11. Rivest, R.L., Shamir, A., Adleman, L.: A method for obtaining digital signatures and public-key cryptosystems. Commun. ACM 21(2), 120–126 (1978)

    Article  MathSciNet  Google Scholar 

  12. Saha, S., Jap, D., Roy, D.B., Chakraborty, A., Bhasin, S., Mukhopadhyay, D.: A framework to counter statistical ineffective fault analysis of block ciphers using domain transformation and error correction. IEEE Trans. Inf. Forensics Secur. 15, 1905–1919 (2019)

    Article  Google Scholar 

  13. Sayakkara, A., Le-Khac, N.-A., Scanlon, M.: A survey of electromagnetic side-channel attacks and discussion on their case-progressing potential for digital forensics. Digit. Investig. 29, 43–54 (2019)

    Article  Google Scholar 

  14. Sutter, G.D., Deschamps, J.-P., Imaňa, J.L.: Modular multiplication and exponentiation architectures for fast rsa cryptosystem based on digit serial computation. IEEE Trans. Ind. Electron. 58(7), 3101–3109 (2011)

    Article  Google Scholar 

  15. Wei, L., Luo, B., Li, Y., Liu, Y., Xu, Q.: I know what you see: power side-channel attack on convolutional neural network accelerators. In: Proceedings of the 34th Annual Computer Security Applications Conference, pp. 393–406 (2018)

  16. Xia, F., Rafiev, A., Aalsaud, A., Al-Hayanni, M., Davis, J., Levine, J., Mokhov, A., Romanovsky, A., Shafik, R., Yakovlev, A., Yang, S.: Voltage, throughput, power, reliability, and multicore scaling. Computer 50(8), 34–45 (2017)

    Article  Google Scholar 

  17. Yen, S.-M.: Improved common-multiplicand multiplication and fast exponentiation by exponent decomposition. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 80(6), 1160–1163 (1997)

    Google Scholar 

  18. Zhou, Y., Fang, Y.: Multimedia broadcast authentication based on batch signature [advances in mobile multimedia]. IEEE Commun. Mag. 45(8), 72–77 (2007)

    Article  Google Scholar 

Download references

Acknowledgements

We would like to thank the Department of Science and Technology, India for funding this research under ICPS Grant with Grant id: DST/ICPS/CPS-Individual/2018/895.

Author information

Authors and Affiliations

Authors

Contributions

The entire research done by Dr. S.V.

Corresponding author

Correspondence to Satyanarayana Vollala.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Vollala, S. Energy efficient triple-modular exponential techniques for batch verification schemes. J Cryptogr Eng (2024). https://doi.org/10.1007/s13389-024-00348-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • DOI: https://doi.org/10.1007/s13389-024-00348-2

Keywords

Navigation