Skip to main content
SpringerLink
Log in

Another dimension in integrated circuit trust

  • Regular Paper
  • Published:
Journal of Cryptographic Engineering Aims and scope Submit manuscript

Abstract

Although 3D integrated circuit technology has typically been used to solve specific design goals, it has great potential for protecting intellectual property from theft or unwanted modification while at a third-party fabrication facility. We present analysis of a technique for splitting a design across multiple die layers for this purpose. From the perspective of a third-party, this technique effectively encrypts the circuit, preventing unauthorized use of, or alteration to, the design. The device is “unencrypted” at a secure final assembly location where it is oriented and bonded according to its secret key. As is true for any cryptographic technique, analysis of the algorithm or implementation may result in attacks with lower combinatorial complexity. We look at some of these potential attacks and discuss a number of possible solutions. Finally, we introduce the inter-die routing layer, which effectively complements the 3D splitting technique, making it much more difficult to develop attacks to bypass a brute force approach.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. Bernstein, K.: Introduction to 3D integration. In: International Solid State Circuits Conference Tutorial, (2006)

  2. Das, S., Fan, A., Chen, K.-N., Tan, C.S., Checka, N., Reif, R.: Technology, performance, and computer-aided design of three-dimensional integrated circuits. In: Proceedings of International Symposim on Physical Design (ISPD’97), New York, ACM Press, pp. 108–115 (2004)

  3. Davis, W.R., Wilson, J., Mick, S., Xu, J., Hua, H., Mineo, C., Sule, A.M., Steer, M., Franzon, P.D.: Demystifying 3D ICs: the pros and cons of going vertical. IEEE Des. Test Comput. 22, 498–510 (2005)

    Article  Google Scholar 

  4. Deng, Y., Maly, W.: 2.5D system integration: a design driven system implementation schema. In: Proceedings of the Conference on Asia South Pacific Design Automation, (2004)

  5. Reif, R., Fan, A., Chen, K., Das, S.: Fabrication technologies for three-dimensional integrated circuits. In: Proceedings of the International Symposium on Quality Electronic Devices, pp. 33–37 (2002)

  6. Xue, L., Liu, C., Tiwari, S.: Multi-layers with buried structures (MLBS): an approach to three-dimensional integration. In: Proceedings of the IEEE International Conference on Silicon On Insulator, pp. 117–118 (2001)

  7. Knickerbocker, J.U., et al.: Three-dimensional silicon integration. IBM J. Res. Tech. IBM J. Res. Dev. 52(6), 553–569 (2008)

    Article  Google Scholar 

  8. Pavlidis, V., Friedman, E.: Three-Dimensional Integrated Circuit Design. Morgan Kaufmann, Burlington (2009)

    Google Scholar 

  9. Jiang, T., Luo, S.: 3D integration—present and future. In: Proceedings of the 10th Electronics Packaging Technology Conference, pp. 373–378 (2008)

  10. Black, B., Nelson, D.W., Webb, C., Samra, N.: 3D processing technology and its impact on iA32 microprocessors. In: IEEE International Conference on Computer Design, pp. 316–318 (2004)

  11. Miura, N. Mizoguchi, D., Inoue, M., Tsuji, H., Sakurai, T., Kuroda, T.: A 195Gb/s 1.2W 3D-stacked inductive inter-chip wireless superconnect with transmit power control scheme. In: ISSCC Digest of Technical Papers, pp. 264–265 (2005)

  12. Johnson, V.N., Jozwiak, J., Moll, A.: Through wafer interconnects on active pMOS devices. In: IEEE Workshop on Microelectronics and Electron Devices, pp. 82–84 (2004)

  13. Rousseau1, M., Rozeau, O., Cibrario, G., Le Carval, G., Jaud, M.-A., Leduc, P., Farcy, A., Marty, A.: Through-silicon via based 3D IC technology: electrostatic simulations for design methodology. In: IMAPS Device Packaging Conference, Phoenix, AZ (2008)

  14. Andry, P.S., et al.: Fabrication and characterization of robust through-silicon vias for silicon-carrier applications. IBM J. Res. Technol. IBM J. Res. Dev 52(6), 571–581 (2008)

    Article  Google Scholar 

  15. Jung, S.M., Jang, J., Cho, W., Moon, J., Kwak, K., Choi, B., Hwang, B., Lim, H., Jeong, J. Kim, J., Kim, K.: The revolutionary and truly 3-dimentional 25F2 SRAM technology with the smallest S3 cell, 0.16\(\upmu \)m2 and SSTFF for ultra high density SRAM. In: VLSI Technical Digest of Technical Papers, pp. 228–229 (2004)

  16. Mayega, J., Erdogan, O., Belemjian, P.M., Zhou, K., Mcdonald, J.F., Kraft, R.P.: 3D direct vertical interconnect microprocessors test vehicle. In: Proceedings of the ACM Great Lakes Sympopsium on VLSI, Washington, DC, pp. 141–146 (2003)

  17. Puttaswamy, K., Loh, G.H.: Implementing caches in a 3D technology for high performance processors. In: Proceedings of the International Conference on Computer Design, San Jose, CA (2005)

  18. Rahman, A., Reif, R.: System level performance evaluation of three-dimensional integrated circuits. IEEE Trans. VLSI Syst. 8(6), 671–678 (2000)

    Article  Google Scholar 

  19. Tsai, Y., Xie, Y., Narayanan, V., Irwin, M.J.: Three-dimensional cache design exploration using 3dcacti. In: Proceedings of the IEEE International Conference on Computer Design (ICCD’05), pp. 519–524 (2005)

  20. Dong, X., Xie, Y.: System-level cost analysis and design exploration for 3D ICs. In: Asia and South Pacific Design Automation Conference (2009)

  21. Pope, S.: Trusted integrated circuit strategy. IEEE Trans. Compon. Packag. Technol. 31(1), 230–234 (2008)

    Article  Google Scholar 

  22. Wu, Z., Weaver, A.: Hybrid trust information exchange for federated systems. In: IEEE International Symposium on Dependable, Autonomic and Secure Computing, pp. 125–133 (2007)

  23. Xu, G., Borcea, C., Iftode, L.: A policy enforcing mechanism for trusted Ad hoc networks. IEEE Trans. Dependable Secure Comput. 8(3), 321–336 (2011)

  24. Imeson, F., Emtenan, A., Garg, S., Tripunitara, M.V.: Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation. In: USENIX Security (Vol. 13) (2013)

  25. Adee, S.: The hunt for the kill switch. IEEE Spectrum 45(5), 34–39 (2008)

    Article  Google Scholar 

  26. King, S.T., Tucek, J., Cozzie, A., Grier, C., Jiang, W., Zhou, Y.: Designing and Implementing Malicious Hardware. LEET 8, 1–8 (2008)

    Google Scholar 

  27. Skorobogatov, S., Woods, C.: Breakthrough silicon scanning discovers backdoor in military chip. In: International Workshop on Cryptographic Hardware and Embedded Systems (pp. 23-40). Springer, Berlin, Heidelberg (2012)

    Chapter  Google Scholar 

  28. Bhunia, S., Hsiao, M.S., Banga, M., Narasimhan, S.: Hardware Trojan attacks: threat analysis and countermeasures. Proc. IEEE 102(8), 1229–1247 (2014)

    Article  Google Scholar 

  29. Johnson, R.: The Navy bought fake Chinese microchips that could have disarmed U.S. missiles,” Business Insider, Jun. 27, 2011. http://www.businessinsider.com/navy-chinese-microchips-weapons-could-have-been-shut-off-2011-6

  30. Tehranipoor, M., Koushanfar, F.: A survey of hardware trojan taxonomy and detection. IEEE Des. Test Com. 27(1), 10–25 (2010)

  31. Dziembowski, S., Faust, S., Standaert, F. X.: Private circuits III: Hardware Trojan-Resilience via testing amplification. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security (pp. 142-153). ACM (2016)

  32. Clarke, P.: Big EDA firms not prepared to drive 3D integration, says panel, EETimes,Oct.18,2007, http://www.eetimes.com/document.asp?doc_id=1249031

  33. Gu, P., Li, S., Stow, D., Barnes, R., Liu, L., Xie, Y., Kursun, E.: Leveraging 3D technologies for hardware security: opportunities and challenges. In: Proceedings of the 26th edition on Great Lakes Symposium on VLSI (pp. 347-352). ACM (2016)

  34. Vaidyanathan, K., Liu, R., Sumbul, E., Zhu, Q., Franchetti, F., Pileggi, L.: Efficient and secure intellectual property (IP) design with split fabrication. In: Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium on IEEE, pp. 13-18 (2014)

  35. Jagasivamani, M., Gadfort, P., Sika, M., Bajura, M., Fritze, M.: Split-fabrication obfuscation: metrics and techniques. In: Hardware-Oriented Security and Trust (HOST), 2014 IEEE International Symposium on, IEEE pp. 7–12 (2014)

  36. Xiao, K., Forte, D., Jin, Y., Karri, R., Bhunia, S., Tehranipoor, M.: Hardware Trojans: lessons learned after one decade of research. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 22(1), 6 (2016)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Johns Hopkins University Applied Physics Laboratory, Laurel, MD, USA

    John DeVale

  2. United States Naval Academy, Annapolis, MD, USA

    Ryan Rakvic & Kevin Rudd

Authors
  1. John DeVale
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ryan Rakvic
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Kevin Rudd
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ryan Rakvic.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

DeVale, J., Rakvic, R. & Rudd, K. Another dimension in integrated circuit trust. J Cryptogr Eng 8, 315–326 (2018). https://doi.org/10.1007/s13389-017-0164-7

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s13389-017-0164-7

Keywords

Search

Navigation