Skip to main content
SpringerLink
Log in

Improved-MOESI Cache Coherence Protocol

  • Research Article - Computer Engineering and Computer Science
  • Published:
Arabian Journal for Science and Engineering Aims and scope Submit manuscript

Abstract

The cache coherence protocol plays an important role in the performance of distributed and centralized shared-memory multiprocessors. A variety of bus-based cache coherence protocols exist and differ mainly in the way they respond to the transactions, and the bus transition state. These protocols can be complex and their impact on the performance of a multiprocessor system is often difficult to assess. In this paper, we present an Improved-MOESI cache coherence protocol. To measure the performance of the Improved-MOESI protocol, an existing simulator is modified and ported and a trace format converter program is written. The proposed Improved-MOESI, classic MOESI, MESI and MSI cache coherence protocols are implemented and simulated. The results show that the overall performance of the Improved-MOESI is better than the classic MOESI, MSI and MESI cache coherence protocols.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Wall, D.W.: Limits of Instruction-Level Parallelism. Digital Western Research Laboratory, Palo Alto (1993)

  2. Tendler J.M., Dodson J.S., Fields J.S., Le H., Sinharoy B.: POWER4 system microarchitecture. IBM J. Res. Dev. 46(1), 5–25 (2002)

    Article  Google Scholar 

  3. Datasheet, Intel Pentium D Processor. Intel (2006)

  4. Veenstra, J.; Fowler, R.: A performance evaluation of optimal hybrid cache. In: Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems (1992)

  5. Hennessy, J.L.; Patterson, D.A.: Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Fransisco (2008)

  6. Culler, D.; Singh, J.; Gupta, A.: Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, San Fransisco (1998)

  7. Suh, S.: Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SOCS. Ph.D. Thesis Georgia Tech (2006)

  8. Intel Corp, Intel 64 and IA-32 Architectures Software Developer’s Manual. Intel Corporation

  9. Radhakrishnan S., Chinthamani S., Cheng K.: The blackford northbridge chipset for the Intel 5000.. Micro IEEE 27(2), 22–33 (2007)

    Article  Google Scholar 

  10. Cheng, L.: Context-Aware Coherence Protocols for Future Processors. Ph.D Thesis. University of Utah (2007)

  11. AMD, AMD64 Architecture Programmer’s Manual Vol 2 ’System Programming. AMD

  12. Solihin, Y.: Fundamentals of Parallel Computer Architecture Multichip and Multicore Systems. Solihin Publishing & Consulting LLC (2008)

  13. Kanter, D.: The Common System Interface: Intel’s Future Interconnect [Online]. Available: http://www.realworldtech.com/page.cfm?ArticleID=RWT082807020032. Accessed 09 Oct 2010

  14. Marini, M.: Exploring Performance Scalability of Task Affinity on Different Multicore Architectures. Thesis, Politecnico di Milano hdl.handle.net/10589/11761

  15. Molka, D.; Hackenberg, D.; Schone, R.; Muller, M.S.: Memory performance and cache coherency effects on an Intel Nehalem multiprocessor system. In: 18th International Conference on Parallel Architectures and Compilation Techniques, Raleigh (2009)

  16. Johnson, J.: AMD-760™ MPX Platform for the AMD Athlon™ MP Processor. AMD (2002)

  17. Snir, M.; Yu, J.: On the Theory of Spatial and Temporal Locality. Computer Science Department, University of Illinois at Urbana-Champaign, Urbana (2005)

  18. Rao, A.: SMP Cache Simulator [Online]. sites.google. com/site/adityacrao/work/smpcache (Accessed 10 Mar 2010)

  19. Memory trace files of real multiprocessor applications/programs [Online]. Available: arco.unex.es/smpcache/#MemoryTraces (Accessed 2011 Mar 2011).

  20. Hackenberg, D.; Molka, D.; Nagel, W.E.: Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems. In: Micro-42 Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, New York (2009)

Download references

Author information

Authors and Affiliations

  1. The Department of Computer Engineering, King Saud University, Riyadh, Kingdom of Saudi Arabia

    Hesham Altwaijry & Diyab S. Alzahrani

Authors
  1. Hesham Altwaijry
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Diyab S. Alzahrani
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Hesham Altwaijry.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Altwaijry, H., Alzahrani, D.S. Improved-MOESI Cache Coherence Protocol. Arab J Sci Eng 39, 2739–2748 (2014). https://doi.org/10.1007/s13369-013-0787-7

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s13369-013-0787-7

Keywords

Search

Navigation