Abstract
Static random access memory power and speed dissipation are the significant factor in most of the electronic applications, which prompts numerous plans with the power utilization of limiting the power during the hold, write, and read processes. One of the important parts of CMOS IC (complementary metal oxide semiconductor integrated circuit) is the memory. The aim of the paper is to consider the current leakage power procedures, where a super low power and low voltage SRAM is planned utilizing every approach. By doing the memory cell analysis, an unmistakable thought has been taken, and two new memory cells are proposed. An array of 16 × 16 SRAM array structure is designed using SRAM, sense amplifier, address and column decoder has been designed. In this article, the projected SRAM cell scheme is able to diminish the leakage power dissipation. To determine schematic solutions and to analyze power dissipation, delay and PDP (power delay product), Tanner EDA (electronic design automation) tool is used. The design techniques and the results have been analyzed at various nanometer technologies with the use of industrial standard library files. A comparison table has been taken to analyze the various parameters of the existing to the proposed design. Based on the results obtained, it is found that there is 53.63% and 47.81% decrease in power dissipation without any performance destruction in the memory cell level approaches and array structures.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data availability statement
Data sharing is not applicable to this article as no datasets were generated or analyzed during the current work.
References
Ahmad S, Iqbal B, Alam N, Hasan M (2018) Low leakage fully half-select-free robust sram cells with bti reliability analysis. IEEE Trans Device Mater Reliab 18:337–349
Asthana V, Kumar MJ, Kulshrestha A, Kumar M, Banik SK, Aggarwal S (2020) 0.25 pA/Bit ultra-low-leakage 6T single-port SRAM on 22nm bulk process for IoT applications. In: 2020 IEEE international symposium on circuits and systems (ISCAS). IEEE, pp 1–5
Ch NR, Gupta B, Kaushal G (2021) Single-event multiple effect tolerant Rhbd14t SRAM cell design for space applications. IEEE Trans Device Mater Reliab 21:48–56
Duari C, Birla S, Singh AK (2020) A dual port 8t SRAM cell using Finfet & Cmos logic for leakage reduction and enhanced read and write stability. J Integr Circuits Syst 15:1–7
Faraj M, Gebotys C (2021) Quiescent photonics side channel analysis: low cost SRAM readout attack. Cryptogr Commun 13(3):363–376
Gavaskar K, Ragupathy U, Malini V (2019a) Design of novel sram cell using hybrid VLSI techniques for low leakage and high speed in embedded memories. Wirel Pers Commun 108:2311–2339
Gavaskar K, Ragupathy U, Malini V (2019b) Proposed design of 1 kb memory array structure for cache memories. Wireless Pers Commun 109:823–847
Gavaskar K, Malathi D, Dhivya R, Dayana RD, Dharun I (2020a) Low power design of 4-bit simultaneous counter using digital switching circuits for low range counting applications. In: 2020 5th International conference on devices, circuits and systems (ICDCS). IEEE, pp 316–320
Gavaskar K, Ravivarma G, Narayanan MS, Nachammal SS, Vignesh K (2020b) Design and analysis of 8-bit stable SRAM for ultra low power applications. In: 2020 5th International conference on devices, circuits and systems (ICDCS). IEEE, pp 221–225
Gupta N, Parihar P, Neema V (2018) Application of source biasing technique for energy efficient decoder circuit design: memory array application. J Semicond 39:045001
Gupta M, Gupta K, Pandey N (2019) A design of low leakage cache memory cell for high performance processors. J Inf Optim Sci 40:279–290
Lorenzo R, Chaudhury S (2017) A novel 9t SRAM architecture for low leakage and high performance. Analog Integr Circ Sig Process 92:315–325
Lorenzo R, Pailly R (2020) Single bit-line 11t SRAM cell for low power and improved stability. IET Comput Digit Tech 14:114–121
Mishra JK, Upadhyay BB, Misra PK, Goswami M (2021) Design and analysis of SRAM cell using body bias controller for low power applications. Circuits Syst Signal Process 40(5):2135–2158
Nayak D, Acharya DP, Mahapatra K (2016) An improved energy efficient sram cell for access over a wide frequency range. Solid-State Electron 126:14–22
Nayak D, Acharya DP, Mahapatra K (2017) Current starving the sram cell: a strategy to improve cell stability and power. Circuits Syst Signal Process 36:3047–3070
Patel PK, Malik M, Gupta TK (2019) Design of an ultralow power Cntfet based 9t SRAM with shared Bl and half select free techniques. Int J Numer Model Electron Netw Dev Fields 32:E2511
Raj MP, Kavithaa G (2021) Memristor based high speed and low power consumption memory design using deep search method. J Ambient Intell Humaniz Comput 12(3):4223–4235
Raushan RK, Ansari MR, Chauhan U, Khalid M, Mohapatra B (2021) Implementation of 12T and 14T SRAM bitcell using FinFET with optimized parameters. Trans Electr Electron Mater 22(3):328–334
Sachdeva A, Tomar V (2021) Design Of multi-cell upset immune single-end SRAM for low power applications. Aeu-Int J Electron Commun 128:153516
Sadhu A, Das K, De D, Kanjilal MR (2020) Area-delay-energy aware sram memory cell and M× N parallel read/write memory array design for quantum dot cellular automata. Microprocess Microsyst 72:102944
Sanvale P, Gupta N, Neema V, Shah AP, Vishvakarma SK (2019) An improved read-assist energy efficient single ended Ppn based 10t SRAM cell for wireless sensor network. Microelectron J 92:104611
Sharma N, Chandel R (2021) Variation tolerant and stability simulation of low power SRAM cell analysis using FGMOS. Int J Model Simul Sci Comput 2150029
Singh R, Sharma DK (2020) Design of efficient multilayer RAM cell in QCA framework. Circuit World 47:1
Swamynathan S, Bhanumathi V (2020) Stability enhancing SRAM cell for low power lut design. Microelectron J 96:104704
Yamani SV, Rani NU, Vaddi R (2020) A 128kb ram design with capacitor-based offset compensation and double-diode based read assist circuits at low V Dd. J Sci Ind Res (JSIR) 79:788–793
Author information
Authors and Affiliations
Corresponding author
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Gavaskar, K., Narayanan, M.S., Nachammal, M.S. et al. Design and comparative analysis of SRAM array using low leakage controlled transistor technique with improved delay. J Ambient Intell Human Comput 13, 4559–4568 (2022). https://doi.org/10.1007/s12652-021-03353-z
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12652-021-03353-z