Skip to main content
Log in

High-flexible hardware and instruction of composite Galois field multiplication targeted at symmetric crypto processor

  • Original Research
  • Published:
Journal of Ambient Intelligence and Humanized Computing Aims and scope Submit manuscript

Abstract

Composite Galois field multiplication is one of the most important and complex nonlinear arithmetic unit in symmetric cipher algorithms. However, current hardware implementations are hard to maintain high performance and flexibility. Based on reconfigurable technology, we propose a flexible architecture of composite Galois field multiplication (RCGFM) and dedicated instructions of composite Galois filed multiplication (ICGFM) over \(GF((2^{n} )^{m} )\), where \(n = 8,m = 1,2,3,4\). The RCGFM adopts a serial–parallel mixed structure, which can achieve different Galois field multiplications with good parallelism and scalability. By extending the \(x^{k} B\) multiplications of serial chain, where \(k = 1,2,3\), the RCGFM can concurrently support the composite Galois filed multiplications with higher orders, such as \(GF((2^{8} )^{m} )\), where \(m \ge 5,m \in {\mathbb{Z}}^{ + }\). Moreover, in order to reduce the instruction overhead of target symmetric crypto processor, the ICGFM is specially designed, which is composed of operation and configuration instructions for \(x^{k} B\) and \(A \times B\) over \(GF((2^{n} )^{m} )\). The ICGFM can be applied to RCGFM structure efficiently and flexibly by configuring the corresponding parameters. The experimental results show that under 0.18 µm CMOS technology, the maximum clock frequency is 625 MHz, while the area of circuit is 11.2 kilo gates. Compared with current researches, the RCGFM structure can improve the throughput rate more than a factor of 1.36x–9.19x, when normalized to the same technology and per kilo gates, the technology-scaled throughput rate increases more than a factor of 1.25x–4.4x, while the area overhead does not increase significantly. In addition, the ICGFM can reduce 1–2 orders of magnitude the number of instructions compared with other works. At last, the reconfigurable architecture we proposed supports different composite Galois field multiplications over \(GF((2^{n} )^{m} )\) with more flexibility and efficiency.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11

Similar content being viewed by others

References

  • Basallo A, Senti E, Sanchez M (2018) Artificial intelligence techniques for information security risk assessment. IEEE Lat Am Trans 16(3):897–901

    Article  Google Scholar 

  • Basiri M, Shukla S (2017) Flexible composite galois field multiplier designs. Commun Comput Inf Sci 711:3–14

    Google Scholar 

  • Beame P, Impagliazzo R, Krajicek J et al (1994) Lower bounds on Hilbert's Nullstellensatz and propositional proofs. In: Proceedings 35th annual symposium on foundations of computer science, Santa Fe, NM, USA, pp 794–806

  • Danger JL, El Housni Y, Facon A (2018) On the performance and security of multiplication in GF (2^N). Cryptography 2:3–25

    Article  Google Scholar 

  • Ebrahim A, Abdulrahman H, Reyhani-Masoleh A (2016a) High-speed hybrid-double multiplication architectures using new serial-out bit-level mastrovito multipliers. IEEE Trans Comput 65(6):1734–1747

    Article  MathSciNet  Google Scholar 

  • Ebrahim A , Hasan A, Arash R (2016b) High-speed hybrid-double multiplication architectures using new serial-out bit-level mastrovito multipliers. IEEE Trans Comput 65(6):1734–1747

    Article  MathSciNet  Google Scholar 

  • Gabriel J, Damià G (2010) Toward SMOS L4 SSS products: improving L3 SSS with auxiliary SSS data. IEEE Trans Geosci Remote Sens 48(5):2204–2214

    Article  Google Scholar 

  • Goutam P, Anupam C (2016) Three snakes in one hole: the first systematic hardware accelerator design for SOSEMANUK with optional serpent and SNOW 2.0 modes. IEEE Trans Comput 65(2):640–653

    Article  MathSciNet  Google Scholar 

  • Hao L, Liji W, Xiangming ZH (2015) Design and implementation of SM4 block cipher based on composite field. Microelectron Comput 32(5):16–20

    Google Scholar 

  • Hoang P, Phan D, Dao L, Pham C (2016) A compact, ultra-low power AES-CCM IP core for wireless body area networks. In: 2016 IFIP/IEEE international conference on very large scale integration (VLSI-SoC), Tallinn, Estonia, pp 1–4

  • Huaiyi H, Anyeu W, Jihchiang Y (2006) Area-efficient VLSI design of reed-solomon decoder for 10GBase-LX4 optical communication systems. IEEE Trans Circuits Syst 53(11):1245–1249

    Google Scholar 

  • Jiafeng X, Pramod Kumar M, Mingui S (2017) Efficient FPGA implementation of low-complexity systolic karatsuba multiplier over based on NIST polynomials. IEEE Trans Circuits Syst I Regul Pap 64(7):1815–1825

    Article  MathSciNet  Google Scholar 

  • Jianbo X (2012) Research on dedicated instructions for finite filed multiplication targeted at symmetric cryptography. Master's Degree Thesis, PLA Information Engineering University, Zhengzhou, China

  • Jianing S; Zhenghao L (2011) Parallel structure of GF (214) and GF (216) multipliers based on composite finite fields. In: 2011 9th IEEE international conference on ASIC, Xiamen, Fujian, China, pp 768–771

  • Jiao L , Yongqiang L, Yonglin H (2018) Guess-and-determine attacks on PANAMA-like stream ciphers. IET Inf Secur 12(6):484–497

    Article  Google Scholar 

  • Jinpeng L, Priyank K (2012) Formal verification of Galois field multipliers using computer algebra techniques. In: 2012 25th international conference on VLSI design, Hyderabad, India, pp 388–393

  • Jinpeng L, Priyank K, Florian E (2011) Verification of composite Galois field multipliers over \(GF((2^{m} )^{n} )\) using computer algebra techniques. In: 2011 IEEE international high level design validation and test workshop, Napa Valley, California, USA, pp 136–143

  • Kevin M, Ethan L, Thomas J (2008) Optimizing Galois field arithmetic for diverse processor architectures and applications. In: 2008 IEEE international symposium on modeling, analysis and simulation of computers and telecommunication systems, Baltimore, Maryland, pp 1–10

  • Madani M, Benkhaddra I, Tanougast C, Chitroub S (2017) FPGA implementation of an enhanced SNOW-3G stream cipher based on a hyperchaotic system. In: 2017 4th international conference on control, decision and information technologies (CoDIT), Barcelona, pp 1168–1173

  • Mario F, Pasquale P, Gianluca A, Giancarlo F (2018) Evaluating critical security issues of the IoT world: present and future challenges. IEEE Internet Things J 5(4):2483–2495

    Article  Google Scholar 

  • Marisa W, Budi R, Fajar Y et al (2011) Composite field multiplier based on look-up table for elliptic curve cryptography implementation. In: Proceedings of the 2011 international conference on electrical engineering and informatics, Bandung, Indonesia, pp 1–4

  • Meifeng L, Guanzhong D, Hang L (2010) Instruction set extension for accelerating Montgomery multiplication in GF(2^m). Appl Res Comput 26(1):356–358

    Google Scholar 

  • Miao L, Jiaobo X (2012) Reconfigurable design of composite field multiplication in symmetric cipher algorithms. In: Proceedings of the twenty-seventh National Symposium on computer security, Jiuzhaigou, Sichuan, China, pp 226–229

  • Mohamed M, Sandeep SH (2017) Flexible VLSI architectures for Galois field multipliers. Integration 59:109–124

    Google Scholar 

  • Onur M, Rich B, Thomas G (2016) Common bonds: MIPS, HPS, two-level branch prediction, and compressed code RISC processor. IEEE Micro 36(4):70–85

    Article  Google Scholar 

  • Pontarelli S, Salsano A (2012) On the use of Karatsuba formula to detect errors in multipliers. IET Circuits Devices Syst 6(3):152–158

    Article  Google Scholar 

  • Shaohua T, Haibo Y (2014) Composite finite field multiplier. U.S. Patent No. 20140101220. 4

  • Sooraj M, Swathi J, Anit S et al (2019) Driver face recognition and sober drunk classification using thermal images. In: 2019 International conference on communication and signal processing (ICCSP), Melmaruvathur; India, pp 400–404

  • Wei L, Xiaoyang Z, Longmei N (2016) A high-flexibility and energy-efficient application-specific cryptography VLIW processor for symmetric cipher algorithms. In: 2016 13th IEEE international conference on solid-state and integrated circuit technology (ICSICT), Hangzhou, China, pp 1281–1284

  • Xie M, Yan Z, Yao Z, Atiquzzaman M (2019) Data collection for security measurement in wireless sensor networks: a survey. IEEE Internet Things J 6(2):2205–2224

    Article  Google Scholar 

  • Xueyin ZH (2010) Research on technology of reconfigurable galois field arithmetic unit targeted at symmetric cipher. Master's Degree Thesis, PLA Information Engineering University, Zhengzhou, China

  • Yang S, Xiaoyuan Y, Yuechuan W (2016a) Research and design of reconfigurable matrix multiplication over finite field in VLIW processor. China Commun 13(10):222–232

    Article  Google Scholar 

  • Yang S, Yuechuan W, Mingshu ZH (2016b) Research and design of dedicated instruction for reconfigurable matrix multiplication of VLIW processor. In: 2016 Intelligent networking and collaborative systems, Ostrava, Czech Republic, pp 324–327

  • Ying W, Xuegong ZH, Lingli W (2013) SPREAD: a streaming-based partially reconfigurable architecture and programming model. IEEE Trans Very Large Scale Integr Syst 21(12):2179–2192

    Article  Google Scholar 

  • Young CH, Nam CH, Chang K (2012) New bit parallel multiplier with low space complexity for all irreducible trinomials over GF(2n). IEEE Trans Very Large Scale Integr Syst 20(10):1903–1908

    Article  Google Scholar 

  • Yuan X, Wayne W, Haris L (2007) Code decompression unit design for VLIW embedded processors. IEEE Trans Very Large Scale Integr Syst 15(8):975–980

    Article  Google Scholar 

  • Zhiyuan W, Jianhua H, Ziming G (2009) The SOBER family ciphers reconfigurable processing architecture design. In: Proceedings of the fifth international conference on information assurance and security, IAS 2009. Xi'an, China, pp 322–326

  • Zhu W, Yan Y, Xiaojun T (2019) Dynamically reconfigurable encryption and decryption system design for the internet of things information security. Sensors 19(1):143

    Article  Google Scholar 

Download references

Acknowledgements

This work was supported in part by the NNSF of China (No. 61704136); China Postdoctoral Science Foundation (No. 2018M631163); Shaanxi Postdoctoral Research Project Foundation (No. 2017BSHEDZZ29); the Fundamental Research Funds for the Central Universities (No. Z201805200); Guangdong Province Key R&D project (No. 2019B010154002); Key Research and Development Plan of Shaanxi Province (No. 2019ZDLGY03-07-01); Basic Research Foundation of Engineering University of PAP of China (No. WJY201916); Youth Research Project of Yan’an University of China (No. YDQ2018-05); Innovation and Entrepreneurship Training Program for College Students of China (No. D2017136).

Author information

Authors and Affiliations

Authors

Corresponding authors

Correspondence to Yang Su or Chen Yang.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Su, Y., Yang, BL., Yang, C. et al. High-flexible hardware and instruction of composite Galois field multiplication targeted at symmetric crypto processor. J Ambient Intell Human Comput 12, 7727–7743 (2021). https://doi.org/10.1007/s12652-020-02497-8

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12652-020-02497-8

Keywords

Navigation