Skip to main content
SpringerLink
Log in

The Investigation of Gate Oxide and Temperature Changes on Electrostatic and Analog/RF and Behaviour of Nanotube Junctionless Double-Gate-All Around (NJL-DGAA) MOSFETs using Si Nano-materials

Silicon Aims and scope Submit manuscript

Cite this article

Abstract

Nanotube Junction-less Double-Gate-All-Around (NJL-DGAA) MOSFETs using Si nanomaterials or nano particle emerged as an appealing option for the design of high-speed ULSI processors. Changes in ambient temperature, on the other hand, have an effect on its performance such as hot carrier injection (HCI) degradation, analog/RF performance, and electrostatic performance that must be examined. The influence of temperature and oxide changes on the performance parameters of the Nanotube Junctionless Double-Gate-All-Around (NJL-DGAA) MOSFET has been investigated in this research for performance enhancement utilising the Silvaco 3D simulator. NJL-DGAA MOSFETs are evaluated for a variety of parameters including subthreshold swing (SS), ON-current, DIBL, OFF-current, and transconductance at temperatures changes from 250°K to 350° K. In addition, the analog/RF performance of NJL-DGAA MOSFETs for various semiconductor high k gate dielectric materials was investigated. Enhance thickness of the oxide layer with a high semiconductor dielectric constant to equivalent-oxide-thickness (EOT) and reduce leakage current, which are correlated with transistor speed. According to the performance evaluation, NJL-DGAA provides better analog/RF performance for high-frequency and low-power applications at high k gate dielectric material.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Data Availability

The data and material are available within the manuscript.

References

  1. Clark LT, Vashishtha V, Shifren L, Gujja A, Sinh S, Cline B, Ramamurthy C, Yeric G (2016) ASAP7: A 7-nm finFET predictive process design kit. Microelectron J 53:105–115

    Article  Google Scholar 

  2. Ajayan J, Nirmal D, Tayal S, Bhattacharya S, Arivazhagan L, Fletcher ASA, Murugapandiyan P, Ajitha D (2021) Nanosheet field effect transistors-A next generation device to keep Moore’s law alive: An intensive study. Microelectron J 114:105141

    Article  CAS  Google Scholar 

  3. International Roadmap for Devices and Systems (IRDS): More Moore (2017) https://irds.ieee.org/images/files/pdf/2017/ 2017IRDS_ES.pdf. Accessed 06 Oct 2020.

  4. Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Colinge JP (2019) Junctionless multigate field-effect transistor. Applied Physics Letters 95(5):053511-1–053511-2

    Google Scholar 

  5. Sallese JM, Chevillon N, Lallement C, Iniguez B, Pregaldiny F (2011) Charge-based modeling of junctionless double-gate field-effect transistors. IEEE Trans Electron Devices 58(8):2628–2637

    Article  CAS  Google Scholar 

  6. Gnani E, Gnudi A, Reggiani S, Baccarani G (2011) Theory of the junctionless nanowire FET. IEEE Trans Electron Devices 58(9):2903–2910

    Article  Google Scholar 

  7. Duarte JP, Choi SJ, Moon DI, Choi YK (2012) A nonpiecewise model for long-channel junctionless cylindrical nanowire FETs. IEEE Electron Device Lett 33(2):155–157

    Article  Google Scholar 

  8. Lee CW, Ferain I, Afzalian A, Akhavan ND, Razavi P, Colinge JP (2010) Performance estimation of junctionless multigate transistor. Solid-State Electron 54(2):97–103

    Article  Google Scholar 

  9. Colinge JP, Lee CW, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, Neill BO, Blake A, White M, Kelleher AM, Mccarthy B, Murphy R (2010) Nanowire transistors without junctions. Nat Nanotechnol 5:225–229

    Article  CAS  PubMed  Google Scholar 

  10. Kumar N, Awasthi H, Purwar V, Gupta A, Dubey S (2022) Impact of temperature variation on analog, hot-carrier injection and linearity parameters of nanotube junctionless Double-Gate-All-Around (NJL-DGAA) MOSFETs. Silicon 14:2679–2686

    Article  CAS  Google Scholar 

  11. Rewari S, Halder S, Nath V, Deswal SS, Gupta RS (2016) Numerical modeling of subthreshold region of juntionless double surrounding gate MOSFET (JLDSG). Superlattice Microst 90:8–19

    Article  CAS  Google Scholar 

  12. Rewari S, Nath V, Halder S, Deswal SS, Gupta RS (2016) Improved analog and AC performance with increased noise immunity using nanotube junctionless field effect transistor (NJLFET). Appl Phys A 122:1049

    Article  Google Scholar 

  13. Sahay S, Kumar MJ (2017) Nanotube junctionless FET: Proposal design, and investigation. IEEE Trans Electron Device 64:1851–1856

    Article  Google Scholar 

  14. Kumar N, Purwar V, Awasthi H, Gupta R, Singh K, Dubey S (2021) Modeling the threshold voltage of core-and-outer gates of ultra-thin nanotube Junctionless-double gate-all-around (NJL-DGAA) MOSFETs. Microelectron J 113:105104

    Article  CAS  Google Scholar 

  15. Skotnicki T, Hutchby JA, King TJ, Wong HSP, Boeuf F (2005) The end of CMOS scaling toward the introduction of new materials and structural changes to improve MOSFET performance. IEEE Circuits Devices Mag 21(1):16–26

    Article  Google Scholar 

  16. Suzuki K, Tanaka Y, Horie H, Arimoto Y (1993) Scaling theory of double-gate SOI MOSFET’s. IEEE Trans Electron Devices 40(12):2326–2329

    Article  CAS  Google Scholar 

  17. Momose HS, Ono M, Yoshitomi T, Ohguro T, Nakamura SI, Saito M, Iwai H (1996) 1.5 nm direct-tunnelling gate oxide Si MOSFET’s. Trans Electron Devices 43(8):1233–1242

    Article  Google Scholar 

  18. Baidya A, Baishya S, Lenka TR (2017) Impact of thin high-k dielectrics and gate metals on RF characteristics of 3D double gate junctionless transistor. Mater Sci Semicond Process 71:413–420

    Article  CAS  Google Scholar 

  19. Pradhan KP, Mohapatra SK, Sahu PK, Behera DK (2014) Impact of high-k dielectric on analog and RF performance of nanoscale DGMOSFET. Microelectron J 45:144–151

    Article  CAS  Google Scholar 

  20. Narendar V, Mishra RA (2015) Analytical modelling and simulation of multigate FinFET devices and the impact of high-k dielectrics on short channel effects (SCEs). Superlattice Microst 85:357–369

    Article  CAS  Google Scholar 

  21. Tayal S, Nandi A (2017) Effect of FIBL in-conjunction with channel parameters on analog and RF FOM of FinFET. Superlattice Microst 105:152–162

    Article  CAS  Google Scholar 

  22. Tayal S, Nandi A (2017) Analog/RF performance analysis of channel engineered high-k gate-stack based junctionless Trigate-FinFET. Superlattice Microst 112:287–295

    Article  CAS  Google Scholar 

  23. Kumar N, Kaushik PK, Gupta A, Singh P (2022) Impact of ambient temperature and thermal resistance on device performance of junctionless silicon-nanotube FET. Nanotechnology 33(33):335201

    Article  Google Scholar 

  24. Tripathi SL, Sinha SK, Patel GS (2020) Low-Power Efficient p+ Si0.7Ge0.3 Pocket Junctionless SGTFET with Varying Operating Conditions. J Electron Mater 49:4291–4299

    Article  CAS  Google Scholar 

  25. Tripathi SL, Patel GS (2020) Design of Low Power Si0.7Ge0.3 Pocket Junction-Less Tunnel FET Using Below 5 nm Technology. Wireless Pers Commun 111:2167–2176

    Article  Google Scholar 

  26. Mendiratta N, Tripathi SL (2022) 18nm n-channel and p-channel Dopingless Asymmetrical Junctionless DG-MOSFET: Low Power CMOS Based Digital and Memory Applications. Silicon 14:6435–6466

    Article  CAS  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronics Engineering, Rajkiya Engineering College, Sonbhadra, Uttar Pradesh, 231206, India

    Abhinav Gupta

  2. Department of Applied Science and Humanities, Rajkiya Engineering College, Ambedkar Nagar, Akbarpur, Uttar Pradesh, 224122, India

    Amit Kumar Pandey & Vishal Singh Chandel

  3. Department of Electronics and Communication, Atria Institute of Technology, Bangalore, India

    Shipra Upadhyay

  4. Department of Electronics and Communication Engineering, Pranveer Singh Institute of Technology, Kanpur, Dr. A P J Abdul Kalam Technical University, Lucknow, Uttar Pradesh, 226031, India

    Vidyadhar Gupta

  5. Department of Electronics and Communication, Maulana Azad National Institute of Technology, Bhopal, India

    Tarun Kumar Gupta

  6. Department of Technical Education, IET, Dr. A. P. J. Abdul Kalam Technical University Lucknow, Lucknow, India

    Digvijay Pandey

  7. Department of Electronics and Communication Engineering, Integral University, Lucknow, India

    Shrish Bajpai

Authors
  1. Abhinav Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Amit Kumar Pandey
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Shipra Upadhyay
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Vidyadhar Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Tarun Kumar Gupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  6. Digvijay Pandey
    View author publications

    You can also search for this author in PubMed Google Scholar

  7. Shrish Bajpai
    View author publications

    You can also search for this author in PubMed Google Scholar

  8. Vishal Singh Chandel
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

All authors have made substantial contributions to the conception and design, or acquisition of data, or analysis and interpretation of data. Authors Abhinav Gupta, Amit Kumar Pandey, Shipra Upadhyay. Vidyadhar Gupta and Tarun Kumar Gupta have been involved in drafting the manuscript. Digvijay Pandey, Shrish Bajpai, and Vishal Singh Chandel have involved in revising the content of manuscript and have given final approval of the version to be published. Each author has participated sufficiently in the work to take public responsibility for appropriate portions of the content. All authors read and approved the final manuscript.

Corresponding author

Correspondence to Amit Kumar Pandey.

Ethics declarations

The authors declare that all procedures followed were in accordance with the ethical standards.

Competing interests

The authors declare no competing interests.

Ethics approval

Not applicable.

Consent to participate

All the authors declare their consent to participate in this research article.

Consent for Publication

All the authors declare their consent for publication of the article on acceptance.

Conflict of Interest

The authors declare that there is no conflict of interest regarding the publication of this paper.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

Reprints and Permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Gupta, A., Pandey, A.K., Upadhyay, S. et al. The Investigation of Gate Oxide and Temperature Changes on Electrostatic and Analog/RF and Behaviour of Nanotube Junctionless Double-Gate-All Around (NJL-DGAA) MOSFETs using Si Nano-materials. Silicon 15, 5197–5208 (2023). https://doi.org/10.1007/s12633-023-02436-0

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-023-02436-0

Keywords

search

Navigation