Skip to main content
SpringerLink
Log in

Low–power and High-speed Multi-operational Shift Register on Silicon Using Bi-enabled Pulsed Latch

  • Original Paper
  • Published:
Silicon Aims and scope Submit manuscript

Abstract

This paper presents a low-power and high-speed multi-operational shift register on silicon designed using proposed bi-enabled pulsed latch. Multi operation in shift register is achieved through bi-enabled pulsed latches and low power consumption is achieved by replacing flip-flops with pulsed latches. Achieving multiple operations from shift register and Linear Feedback Shift Register (LFSR) operation in a single hardware is the exclusive feature of the proposed architecture. The proposed architecture uses a bi-enabled pulsed latchesand multiplexers to enhance the different mode selection capabilities. A 256-bit Multi-operational shift register using bi-enabled pulsed latches is designed in 180nm CMOS process with VDD = 1.8 V. The frontend design of proposed 256 bit Multi-operational shift register saves 33 % area and 66 %power consumption, than the conventional shift register design made by flip-flop with sub shift register length of 4(K=4). The frontend design of proposed 256 bit shift register saves 47.3 % power consumption than the existing pulsed latch shift register with sub shift register length of 4. The proposed bi-enabled pulsed latch-based shift register can execute five different operations with different mode selection capabilities whereas in existing pulsed latch based shift register shows the single possible operation alone. The backend design shows that the proposed multi-operational shift register achieves the chip power reduction, less computation time, more positive setup slack and power delay product when compared to existing pulsed latch based shift register due to the introduction of bi-enabled pulsed latch with less switching activity.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Data Availability

No supplementary materials.

References

  1. Heo S, Krashinsky R, Asanovic K (2007)Activity-sensitive flip-flop and latch selection for reduced energy,. IEEE Trans Very Large Scale Integr Syst 15(9):1060–1064

  2. Consoli E, Alioto M, Palumbo G, Rabaey J (2012) Conditional push-pull pulsed latch with 726 fJops energy delay product in 65 nm CMOS. In: IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers, pp 482–483

  3. Kong B-S, Kim S-S, Jun Y-H(2001)Conditional-capture flip-flop for statistical power reduction. IEEE J Solid-State Circuits 36:1263–1271

  4. Teh CK, Fujita T, Hara H, Hamada M (2011) A 77 % energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40 nm CMOS. In: IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,  pp 338–339

  5. Alex J, Umadevi S (n.d.) Dual edge triggered flip flop for low power systems. Int J Appl Eng Res 10(20):18747–18751

  6. Shang X, Lu M, Wu C, Xiang Y, Xu J, Shan W (2020) A wide-voltage-rangetransition-detector with in-situ timing-error detection and correction based on pulsed-latch design in 28 nm CMOS. IEEE Trans Circuits Syst I Regul Pap 67(11):3933-3943

  7. Singh H, Meenalakshmi M, Akashe S (2016) Power efficient shift register using FinFET technology,. 2016 International Conference on Emerging Trends in Electrical Electronics & Sustainable Energy Systems (ICETEESES), pp 318-321

  8. Zhang X, et al (2014) A 0.6 V Input CCM/DCM operating digital buck converter in 40 nm CMOS. IEEE J Solid-State Circuits 49(11):2377-2386

  9. Yu T, Cui A, Li M, Ivanov A (2015) A new decompressor with ordered parallel scan design for reduction of test data and test time. 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp 641-644

  10. Keerthi Kumar M, Pasupathy KR, Bindu B (2015) Design of FinFET based all-digital DLL for multiphase clock generation. 2015 Annual IEEE India Conference (INDICON), pp 1-4

  11. Babu AS, Anand B, Thillaikkarasi S, Priyadharshini D (2016) Optimization of efficient LFSR using low-power techniques. Asian J Res Soc Sci Humanit 6(8):515–529

    Google Scholar 

  12. Aloisi W, Mita R (2008)Gated-clock design of linear-feedback shift registers. IEEE Trans Circuits Syst II Express Briefs 55(6):546-550

  13. Morrison D, Delic D, Yuce MR, Redouté J (2019) Multistage linear feedback shift register counters with reduced decoding logic in 130-nm CMOS for large-scale array applications. IEEE Trans Very Large Scale Integr VLSI Syst 27(1):103–115

    Article  Google Scholar 

  14. Jung J, Yoo H, Lee Y, Park I (2015) Efficient parallel architecture for linear feedback shift registers. IEEE Trans Circuits Syst II Express Briefs 62(11):1068-1072

  15. Stojanovic V, Oklobdzija V (1999) Comparative analysis of masterslave latches and flip-flops for high-performance and low-power systems. IEEE J Solid-State Circuits 34(4):536–548

  16. Elsharkasy WM, Khajeh A, Eltawil AM, Kurdahi FJ (2017) Reliability enhancement of low-power sequential circuits using reconfigurable pulsed latches. IEEE Trans Circuits Syst I Regul Pap 64(7):1803-1814

  17. Hu J, Zhang Z, Pan P (2020) A 15-Gb/s 0.0037-mm² 0.019-pJ/Bit full-rate programmable multi-pattern pseudo-random binary sequence generator. IEEE Trans Circuits Syst II Express Briefs 67(9):1499-1503

  18. Dewan MI, Kim DH (2020)NP-separate a new vlsi design methodology for area, power, and performance optimization. IEEE Trans Comp Aided Des Integr Circuits Syst 39(12):5111-5122

  19. Aron S, Garg S, Niranjan V (2015) PFAL based power efficient mux based decoder. International Conference on Computing, Communication & Automation, pp 1010-1013

  20. Chin SA, Luu J, Huda S, Anderson JH (2016) Hybrid LUT/Multiplexer FPGA logic architectures. IEEE Trans Very Large Scale Integr VLSI Syst 24(4):1280–1292

    Article  Google Scholar 

  21. Pragathi D, Rakesh B, Sriram Kumar P, Arun Vignesh N, et.al (2020) Noise performance improvement in 3D IC integration utilizing different dielectric materials. Mater Today Proc 33:3117-3123

  22. Babu AS, Anand B (2020) Modified dynamic current mode logic based LFSR for low power applications. Microprocess Microsyst 72

  23. Yang B (2015)Low-power and area-efficient shift register using pulsed latches. IEEE Trans Circuits Syst I Regul Pap 62(6):1564-1571

  24. Kanithan S, Arun Vignesh N, Karthikeyan E, Kumaresan N (2020) An intelligent energy efficient cooperative MIMO-AF multi-hop and relay based communications for Unmanned Aerial Vehicular networks. J Comput Commun 154:254-261. (Elsevier, and online published on 21 January 2020)

Download references

Acknowledgements

The authors are thankful to HCET, Coimbatore and VIT, Chennai for their cooperation and support during this research work.

Author information

Authors and Affiliations

  1. Department of ECE, Hindusthan College of Engineering and Technology, Coimbatore, India

    Suresh Babu Authimuthu

  2. Centre for Nanoelectronics and VLSI Design, SENSE, Vellore Institute of Technology, Chennai campus, Chennai, India

    S. Umadevi

  3. Department of ECE, Karunya Institute of Technology and Sciences, Coimbatore, India

    A. Diana Andrushia

Authors
  1. Suresh Babu Authimuthu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. S. Umadevi
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. A. Diana Andrushia
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

Suresh babuAuthimuthu, S.Umadevi and A. Diana Andrushia: Conceptualization; Suresh babuAuthimuthu, S.Umadevi and A. Diana Andrushia: investigation; S.Umadevi and A. Diana Andrushia: resources; Suresh babuAuthimuthuand S.Umadevi: data curation; Suresh babuAuthimuthu, S.Umadevi and A. Diana Andrushia: writing—original draft preparation; Suresh babuAuthimuthu, S.Umadevi and A. Diana Andrushia: writing—review and editing; Suresh babuAuthimuthuand S.Umadevi: visualization; S.UmadeviA.: supervision.

Corresponding author

Correspondence to S. Umadevi.

Ethics declarations

This article does not contain any studies with human or animal subjects.

Conflict of Interest

The authors declare that they have no conflict of interest.

Consent to Participate

Yes. Human and Animal Rights

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Authimuthu, S.B., Umadevi, S. & Andrushia, A.D. Low–power and High-speed Multi-operational Shift Register on Silicon Using Bi-enabled Pulsed Latch. Silicon 14, 2373–2387 (2022). https://doi.org/10.1007/s12633-021-01517-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-021-01517-2

Keywords

Search

Navigation