Abstract
Almost 50% of random logic power is consumed in System-on-chip (SOC) by the memory latch circuits. VLSI designers of high performance SOC are struggling to realise a performance rich and energy efficient design method. A number of power optimisation techniques and methods have been suggested which ultimately increase hardware complexity. Consequently, due to more number of components the cost as well as the area used on chip increases. In this study the design and demonstration of D latch and S-R latch based on the Silicene based multiplexer device (SMLD) using Verilog-A is done. The working of SMLD based latches is validated through circuits simulations in SPICE. The SMLD based D latch and S-R latch show an improvement in hardware reduction by 93.75% and 50% respectively as compared to CMOS based D latch and S-R latch. Also the improvement in area utilization on chip by 94.10% and 52.83% is achieved by SMLD based D latch and S-R latch respectively.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data Availability
The data that support the findings of this study are available from the corresponding author, upon reasonable request.
References
Pedram M (1995) Design Technologies for low Power VLSI. Encyclopedia of Computer Science and Technology
YeapGK (1998) Practical low power digital VLSI design. Springer, Norwell, Massachusetts
RabaeyJ CA, Nikolic B (2002) Digital integrated circuits: a design perspective2nd edn. Prentice-Hall, Berkeley, California
Pedram M (1996) Power Minimization in IC Design. ACM Trans Design Autom ElecSyst 1:3–56
Chang JM, Pedram M (1999) Energy Minimization Using Multiple Supply Voltages. IEEE Trans VLSISyst 5:436–444
Bhatia IS, Randhawa DKK (2019) Something more than graphene–futuristic two-dimensional nanomaterials. CurrSci 118:1656–1671
Geim AK (2009) Graphene: status and prospects. Sci324: 1530–1538
Vogt P, De Padova P, Quaresima C, Avila J, Frantzeskakis E, Asensio MC, Resta A, Ealet B, Le Lay G (2012) Silicene: compellingexperimental evidence for graphene like two dimensional silicon. Phys Rev Lett 108:155501
YamakageAI EM (2013) Charge transport in PN and NPN junctions of silicene. Phys Rev B 88:085322
Fishburn JP Dunlop AETILOS: a posynomial programming approach to transistor sizing. Proceedingsof the International Conference on computer Aided Design(ICCAD ‘85), vol 1985. Springer, Boston, pp 295–302
Bhatia IS, Randhawa DKK (2020) Verilog-a modeling of a silicene-based p–n junction logic device: simulation and applications. J Comput Electron 9:387–395
Cristoloveanu S, Lee KH (2019) The concept of electrostatic doping and related devices. Solid State Electronics 155:32–43
Cheianov VV, Fal’ko VI (2006) Selective transmission of dirac electrons and ballistic magnetoresistance of 푛-푝junctions in graphene. Phys. Rev. B, Condens. Matt. 74:041403
Tanachutiwat S, Lee JU, Wang W, Sung CY (2010) Reconfigurable multi-function logic based on graphene p-n junctions. ACM/IEEE design automation conference: DAC’10, Anaheim, pp 883–888
Morris MM, Ciletti MD (2008) Digital design (4th edition). Pearson, Upper Saddle River
Ndjountche T (2016) Digital electronics 2: Sequenctial and arithmetic logic circuits. Wiley, Hoboken
Morghenshtein A, Fish A, Wagner IA (2002) Gate diffusion input (GDI)—a power efficient method for digital combinatorial circuits. IEEE Trans. on VLSI Syst 10:566–581
International Technology Roadmap for Semiconductor (ITRS’2007) (2007). http://public.itrs.net. Accessed 21 Sep. 2020
Funding
The authors have no relevant financial or non-financial interests to disclose.
Author information
Authors and Affiliations
Contributions
All authors contributed to the study conception and design. Material preparation, data collection and analysis were performed by Inderdeep Singh Bhatia. The first draft of the manuscript was written by Inderdeep Singh Bhatia and Dr. Deep Kamal Kaur Randhawa commented on previous versions of the manuscript. All authors read and approved the final manuscript.
Corresponding author
Ethics declarations
Not applicable.
Consent to Participate
Not applicable.
Consent for Publication
Not applicable.
Conflict to Interest
The authors have no conflicts of interest to declare that are relevant to the content of this article.
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Bhatia, I.S., Randhawa, D.K.K. Design and Implementation of Memory Elements Using the Cutting Edge Silicene Based Technology. Silicon 14, 2127–2134 (2022). https://doi.org/10.1007/s12633-021-01007-5
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-021-01007-5