Skip to main content
SpringerLink
Log in

The Effect of Dual Dummy Gate in the Drift Region on the on-State Performance of SOI-LDMOS Transistor for Power Amplifier Application

  • Original Paper
  • Published:
Silicon Aims and scope Submit manuscript

Abstract

The present work proposes a novel dual dummy gate Silicon-on-Insulator Laterally Double Diffused Metal-Oxide-Semiconductor (SOI-LDMOS) transistor. TCAD simulation shows considerable promise to enhance the dc, analog/RF, and switching performance than the single dummy gate and conventional SOI-LDMOS transistor. A strong accumulation region (SAR) forms under the optimum biased dummy gates (at the semiconductor surface in the drift region) that assist in increasing the On-current and, thereby, reducing the On-Resistance. The proposed device exhibits ~93.5% improvement in On-current (ION), ~144% increase in transconductance (gm), ~29% reduction in specific On-resistance (RON,sp), ~360% improvement of intrinsic gain compared to the conventional SOI-LDMOS transistor. The dummy gates, which are in short with the source contact at zero potential, act as a field plate, and minimize the gate to drain capacitance due to the shielding effect. Improvement in the cut-off frequency (fT) and the maximum frequency (fMAX) is reported. The proposed device also offers a decrease of the gate to drain charge (QGD) leading to reduction in Figure of Merit RON,sp × QGD by ~31%. The increase of maximum power per unit area by ~52% is reported for power amplifier applications. It is shown that improving the On-State performance by tuning the dummy gate bias gives a simple, new, and cost-effective technology solution for power electronics applications.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Udrea F, Garner D, Sheng K, Popescu A, Lim H, Milne V (2000) SOI power devices. Electron Commun Eng J 12(1):27–40

    Article  Google Scholar 

  2. Nassif-Khalil SG, Salama CAT (2003) Super-junction LDMOST on a silicon-on-sapphire substrate. IEEE Trans Electron Devices 50(5):1385–1391

    Article  CAS  Google Scholar 

  3. Disney D, Letavic T, Trajkovic T, Terashima T, Nakagawa A (2017) High-voltage integrated circuits: history, state of the art, and future prospects. IEEE Trans Electron Devices 64(3):659–673

    Article  Google Scholar 

  4. Erlbacher T (2014) Lateral power transistors in integrated circuits. Springer, Cham, Switzerland. https://doi.org/10.1007/978-3-319-00500-3

  5. Marbell MN, Cherepko SV, Hwang JCM, Shibib MA, Curtice WR (March 2007) Modeling and characterization of effects of dummy-gate Bias on LDMOSFETs. IEEE Trans Electron Devices 54(3):580–588

    Article  Google Scholar 

  6. Disney D, Shen ZJ (2013) Review of Silicon Power Semiconductor Technologies for Power Supply on Chip and Power Supply in Package Applications. IEEE Trans Power Electron 28(9):4168–4161

    Article  Google Scholar 

  7. Ferrara A, Heringa A, Boksteen B, Claes J, van derWel A, Schmitz J, Hueting R, Steeneken P “The Boost Transistor: A Field Plate Controlled LDMOST,” in 2015 IEEE 27th international symposium on power semiconductor devices & IC’s (ISPSD). IEEE 2015:165–168

  8. Shi Y, Sharma S, Zierak M, Phelps R, Cook D, Letavic T (2013) Novel high voltage LDMOS using a variable fermi potential field plate for best switching FOM and reliability trade-off. Proc. 25th ISPSD, pp 131–134. https://doi.org/10.1109/ISPSD.2013.6694446

  9. Chahar S, Rather GM, Hakim NUD (January 2019) The effect of shallow trench isolation and sinker on the performance of dual-gate LDMOS device. IEEE Trans Electron Devices 66(1):585–591

    Article  CAS  Google Scholar 

  10. Luo X, Lv M, Yin C, Wei J, Zhou K, Zhao Z, Sun T, Zhang B, Li Z (2016) Ultralow ON-resistance SOI LDMOS with three separated gates and high-K dielectric. IEEE Trans Electron Devices 63(9):3804–3807

    Article  CAS  Google Scholar 

  11. Ying W, Haifan H, Liguo W, Chenghao Y (Apr. 2014) Split gate Resurf stepped oxide UMOSFET with P-pillar for improved performance. IET Power Electron 7(4):965–972

    Article  Google Scholar 

  12. Vudumula P, Kotamraju S (2018) Design and optimization of 1.2-kV SiC planar inversion MOSFET using Split dummy gate concept for high-frequency applications. IEEE Trans Electron Devices 65(4):1645–1649

    Article  Google Scholar 

  13. Sahoo J, Mahapatra R, Bhattacharayya AB (2021) An Electronically Programmable Off-State Breakdown Voltage in LDMOS Transistor with Dual-Dummy-Gate for High Voltage ESD Protection. Microelectron J 108:104968

    Article  CAS  Google Scholar 

  14. Giuliano F, Magnone P, Pistollato S, Tallarico AN, Reggiani S, Fiegna C, Depetro R, Rossetti M, Croce G (2020) TCAD simulation of hot-carrier stress degradation in split-gate n-channel STI-LDMOS transistors. Microelectron J 109:113643

    Article  CAS  Google Scholar 

  15. Manzini S, Rossetti M (2018) Electrical characterization and reliability of split-gate high-voltage transistors. IEEE Trans Device Mater Reliab 18(2):279–283

    Article  CAS  Google Scholar 

  16. Cortes I, Fernandez-Martnez P, Flores D, Rebollo J (2008) Static and dynamic electrical performances of STI thin-SOI power LD-MOS transistors. Semicond Sci Technol 23:095024

    Article  Google Scholar 

  17. ATLAS (2015) Users manual: device simulation software. SILVACO Int, Santa Clara, CA

    Google Scholar 

  18. Swain PS, Shrivastava M, Baghini MS, Gossner H, Rao VR (2016) On the geometrically dependent quasi-saturation and gm reduction in advanced DeMOS transistors. IEEE Trans Electron Devices 63(4):1621–1629

    Article  CAS  Google Scholar 

  19. Kumar BS, Shrivastava M (2018) Part I: On the unification of physics of quasi-saturation in LDMOS devices. IEEE Trans Electron Devices 65(1):191–198

    Article  CAS  Google Scholar 

  20. Somayaji J, Kumar BS, Bhat M, Shrivastava M (2017) Performance and reliability co-design for Superjunction drain extended MOS devices. IEEE Trans Electron Devices 64(10):4175–4183

    Article  Google Scholar 

  21. Sze SM, Ng KK (2006) Physics of semiconductor devices. Wiley. https://doi.org/10.1002/0470068329

  22. Chang L-C, Hsu K-C, Ho Y-T, Tzeng W-C, Ho Y-L, Wu C-H (2020) High fmax×LG product of AlGaN/GaN HEMTs on silicon with thick rectangular gate. IEEE J Electron Devices Soc 8:481–484. https://doi.org/10.1109/JEDS.2020.2987597

  23. Sarkar A, Das AK, De S, Sarkar CK (2012) Effect of gate engineering in double-gate MOSFETs for analog/RF applications. Microelectron J 43(11):873–882

    Article  Google Scholar 

  24. Ytterdal T, Cheng Y, Fjeldly TA (2003) Device modelling for analog and RF CMOS circuit design. Hoboken, NJ: Wiley, ch. 3. https://doi.org/10.1002/0470863803

  25. Saini NK, Sahay S, Saxena RS, Kumar MJ (2017) In0:53Ga0:47As/InP trench-gate power MOSFET based on impact ionization for improved performance: design and analysis. IEEE Trans Electron Devices 64(11):4561–4567

    Article  CAS  Google Scholar 

  26. Nikhil KS, DasGupta N, DasGupta A, Chakravorty A (2018) SOI-LDMOS transistors with optimized partial n+ buried layer for improved performance in power amplifier applications. IEEE Trans Electron Devices 65(11):4931–4937

    Article  CAS  Google Scholar 

  27. Li Q, Wen Y, Zhang F, Li H, Xiao G, Chen Y, Fu T (2018) A novel SOI LDMOS with substrate field plate and variable-K dielectric buried layer. Results Phys 10:46–54

    Article  Google Scholar 

  28. Erlbacher T, Bauer AJ, Frey L (2010) Reduced on resistance in LDMOS devices by integrating trench gates into planar technology. IEEE Electron Device Lett 31(5):464–466

    Article  CAS  Google Scholar 

  29. Xu S, Ren C, Liang YC, Foo PD, Sin JKO (2001) Theoretical analysis and experimental characterization of the dummy-gated VDMOSFET. IEEE Trans Electron Devices 48(9):2168–2176

    Article  Google Scholar 

  30. Wu L, Huang Y, Wu Y, Zhu L, Lei B (2019) Investigation of the stepped Split protection gate L-trench SOI LDMOS with ultra-low specific on-resistance by simulation. Mater Sci Semicond Process 101(4):272–278

    Article  CAS  Google Scholar 

  31. Guo S, Huang H, Chen XB (2019) Study of the SOI LDMOS with low conduction loss and less gate charge. IEEE Trans Electron Devices 66(12):5266–5271

    Article  Google Scholar 

Download references

Availability of Data and Material

The data may be available as per the requirement of the journal editors.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, National Institute of Technology Durgapur, Durgapur, India

    Jagamohan Sahoo & Rajat Mahapatra

Authors
  1. Jagamohan Sahoo
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rajat Mahapatra
    View author publications

    You can also search for this author in PubMed Google Scholar

Contributions

Jagamohan Sahoo: Writing the original draft, Conceptualization, Methodology, Rajat Mahapatra: Supervision, Conceptualization, Reviewing, and Editing.

Corresponding author

Correspondence to Rajat Mahapatra.

Ethics declarations

Yes, followed as per the journal’s requirement.

Consent to Participate

Not applicable.

Consent for Publication

Followed as per the journal’s requirement. However, after acceptance it will not be published as an open access paper.

Conflict of Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sahoo, J., Mahapatra, R. The Effect of Dual Dummy Gate in the Drift Region on the on-State Performance of SOI-LDMOS Transistor for Power Amplifier Application. Silicon 14, 2039–2050 (2022). https://doi.org/10.1007/s12633-021-00994-9

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-021-00994-9

Keywords

Search

Navigation