Skip to main content

Deep Insight into DC/RF and Linearity Parameters of a Novel Back Gated Ferroelectric TFET on SELBOX Substrate for Ultra Low Power Applications

Abstract

In this manuscript, a novel back gated ferroelectric heterojunction TFET on SELBOX substrate (BG-Fe-HJ-STFET) has been proposed. Ferroelectric oxide is considered as gate dielectric material along with SiO2 in a vertical gate stacked manner in the proposed TFET with SELBOX (BG-Fe-HJ-STFET) to improve overall sub-threshold performance of the device. The proposed TFET (BG-Fe-HJ-STFET) is found to achieve a lower sub-threshold swing value of 38.6 mV/decade (below the Boltzmann limit of 60 mV/decade) compared to the SELBOX TFET without ferro dielectric structure (BG- HJ-STFET). Different RF figures of merit such as cut-off frequency, transit time and gain-bandwidth product (GBP) are thoroughly investigated and comparison study is performed for both the TFETs presented for study. Further, the linearity figure of merits (FOMs) like VIP2, VIP3, IIP3, IMD3, and 1-dB compression point has been analyzed for both the TFETs under study. Result shows that the proposed TFET with ferro dielectric gate material (BG-Fe-HJ-STFET) outperforms the SELBOX TFET without ferro dielectric gate material (BG-HJ-STFET) in all aforementioned aspects. Performance analysis is carried out using Silvaco TCAD tool for both TFETs structures.

This is a preview of subscription content, access via your institution.

References

  1. Gargini P (2000) The International Technology Roadmap for Semiconductor (ITRS): Past, present, and future. 22nd annual GaAs IC Symp. (Cat. No. 00CH37084). Seattle, p 3–5. https://doi.org/10.1109/GAAS.2000.906261

  2. Moore GE (1965) Cramming more components onto integrated circuits. Electronics 38(8):33–35. https://doi.org/10.1109/N-SSC.2006.4785860

    Article  Google Scholar 

  3. Pearce CW, Yaney DS (1985) Shorts-channel effects in MOSFETs. IEEE Electron Device Lett 6(7). https://doi.org/10.1109/edl.1985.26143

  4. Choi WY, Park B, Lee JD, Liu TK (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett 28(8):743–745. https://doi.org/10.1109/LED.2007.901273

    CAS  Article  Google Scholar 

  5. Gupta A, Chatterjee N, Tripathy MR, Pandey S (2016) Design and simulation of GaN HEMT and its application to RF. Prog Electromagn Res Symp 1:3815–3819. https://doi.org/10.1109/PIERS.2016.7735432

    Article  Google Scholar 

  6. Martel R, Derycke V, Appenzeller J, Wind S, Avouris Ph (2002) Carbon Nanotube Field-Effect Transistors and Logic Circuits. IBM T. J. Watson Research Center:94–98. https://doi.org/10.1109/DAC.2002.1012601

  7. Ionescu AM, Riel H (2011) Tunnel field-effect transistors energy-efficient electronic switches. Nature 479 (7373):329–337 https://www.nature.com/articles/nature10679

    CAS  Article  Google Scholar 

  8. Sharma N, Chauhan SS (2017) Dual metal drain Ge-source dopingless TFET with enhanced turn-on steep subthreshold swing and high on-current. Electronics Lett 53(14):4–5. https://doi.org/10.1049/el.2017.0157

    CAS  Article  Google Scholar 

  9. Singh AK, Tripathy MR, Baral K, Singh PK, Jit S (2020) Ferroelectric gate heterojunction TFET on selective buried oxide (SELBOX) substrate for distortion less and low power applications. 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), (Penang, Malaysia, pp. 1–4) (2020). https://doi.org/10.1109/EDTM47692.2020.9117858

  10. Praveen CS, Ajith R, Shajimon KJ, Susan A (2016) Gate Engineering of Double Gate In0.53Ga0.47As Tunnel FET’. ICTACT J Microelectronics 01(03). https://doi.org/10.21917/ijme.2015.0016

  11. Mohamed E, Ahmed S, Mustafa F (2019) A comprehensive investigation of TFETs with semiconducting silicide source: impact of gate drain underlap and interface trap. Semicond Sci Technol 34(4):045015 (11pp. https://doi.org/10.1088/1361-6641/ab0922

    CAS  Article  Google Scholar 

  12. Tripathy MR et al (2020) Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET. Semicond Sci Technol. https://doi.org/10.1088/1361-6641/aba418

  13. Mitra SK, Goswami R, Bhowmick B (2016) A hetero-dielectric stack gate SOITFET with back gate and its application as a digital inverter. Superlattices and Microstructures 92:37–51. https://doi.org/10.1016/j.spmi.2016.01.040

  14. Tripathy MR, Singh AK, Samad A, Chander S, Baral K, Singh PK, Jit S (2020) Device and circuit-level assessment of GaSb/Si Heterojunction vertical tunnel-FET for low-power applications. IEEE Trans Electron Devices 67(3):1285–1292. https://doi.org/10.1109/TED.2020.2964428

    CAS  Article  Google Scholar 

  15. Singh AK, Barah D, Tripathy MR, Baral K, Chander S, Singh PK, Jit S (2019) Study and Investigation of DC and RF Performance of TFET on SEL-BOX and Conventional SOI TFET with SiO2/HfO2 Stacked Gate Structure. 3rd IEMENTech, Kolkata, India, 2019. 1-5. https://doi.org/10.1109/IEMENTech48150.2019.8981284.

  16. Barah D, Singh AK, Brinda B (2019) TFET on selective buried oxide (SELBOX) substrate with improved ION/IOFF ratio and reduced Ambipolar current. Silicon 11:973–981. https://doi.org/10.1007/s12633-018-9894-0

    CAS  Article  Google Scholar 

  17. Singh AK, Tripathy MR, Chander S, Baral K, Singh PK, Jit S (2019) Simulation Study and Comparative Analysis of Some TFET Structures with a Novel Partial-Ground-Plane (PGP) Based TFET on SELBOX Structure. Silicon:1–10. https://doi.org/10.1007/s12633-019-00330-2

  18. Kim HW, Kim JH, Kim SW, Sun MC, Kim G, Park E, Kim H, Kim KW, Park BG (2012) A novel fabrication method for the Nanoscale tunneling field effect transistor. J Nanosci Nanotechnol 12(6):5592–5597. https://doi.org/10.1166/jnn.2012.6261

    CAS  Article  PubMed  Google Scholar 

  19. ATLAS (2013) Device simulator software. SILVACO Int, Santa Clara

    Google Scholar 

  20. Biswas A, Dan SS, Royer C, Grabinski LW, Ionescu AM (2012) TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model. Microelectron Eng 98:334–337. https://doi.org/10.1016/j.mee.2012.07.077

    CAS  Article  Google Scholar 

  21. Kumar M, Jit S (2015) A novel four-terminal ferroelectric tunnel FET for quasi-ideal switch. IEEE Trans Nanotechnol 14(4):600–602. https://doi.org/10.1109/tnano.2015.2427195

    CAS  Article  Google Scholar 

  22. Nigam K, Gupta S, Pandey S, Kondekar PN, Sharma D (2018) Controlling the ambipolarity and improvement of RF performance is using Gaussian drain doped TFET. Int J Electron 105(5):806–816. https://doi.org/10.1080/00207217.2017.1409807

    CAS  Article  Google Scholar 

  23. Goswami PP, Khosla R, Bhowmick B (2019) RF analysis and temperature characterization of pocket doped L-shaped gate tunnel FET. Appl Phys A (733):125. https://doi.org/10.1007/s00339-019-3032-8

  24. Singh AK, Tripathy MR, Baral K, Singh PK, Jit S (2020) Investigation of DC, RF and linearity performances of a back-gated (BG) heterojunction (HJ) TFET-onselbox-substrate (STFET): introduction to a BG-HJ-STEFT based CMOS inverter. Microelectron J 102:104775. https://doi.org/10.1016/j.mejo.2020.104775

    CAS  Article  Google Scholar 

  25. Shekhar S, Madan J, Chaujar R (2018) Source/Gate Material-Engineered Double Gate TFET for improved RF and linearity performance: a numerical simulation. Appl Phys A 124(11):1–10. https://doi.org/10.1007/s00339-018-2158-4

    CAS  Article  Google Scholar 

  26. Patel J, Sharma D, Yadav S, Lemtur A, Suman P (2019) Performance improvement of nanowire TFET by hetero-dielectric and hetero-material: at device and circuit level. Microelectron J 85:72–82. https://doi.org/10.1016/j.mejo.2019.02.004

    CAS  Article  Google Scholar 

  27. Singh AK, Tripathy MR, Baral K, Singh PK, Jit S (2020) Impact of interface trap charges on device level performances of a lateral/vertical gate stacked Ge/Si TFET-on-SELBOX-substrate. Appl Phys A Mater Sci Process 126:681. https://doi.org/10.1007/s00339-020-03869-9

    CAS  Article  Google Scholar 

  28. Turkane SM, Kureshi AK (2016) Review of Tunnel Field Effect Transistor (TFET). Int J Appl Eng Res ISSN 0973–4562 11(7):4922–4929

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Satyabrata Jit.

Additional information

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Singh, A.K., Tripathy, M.R., Singh, P.K. et al. Deep Insight into DC/RF and Linearity Parameters of a Novel Back Gated Ferroelectric TFET on SELBOX Substrate for Ultra Low Power Applications. Silicon 13, 3853–3863 (2021). https://doi.org/10.1007/s12633-020-00672-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s12633-020-00672-2

Keywords

  • Tunnel field effect transistors (TFETs)
  • Band-to-band tunneling (BTBT)
  • Silicon on insulator (SOI)
  • SELBOX
  • Linearity
  • Figures of merit (FOMs)